Method and apparatus for resetable memory and design approach for same
作者： Kenneth S. McElvain , Vijay K. Seshadri
DOI:
关键词: Storage cell 、 Computer science 、 Reset vector 、 Electronic engineering 、 Reset (computing) 、 Power-on reset 、 Value (computer science) 、 Communication channel 、 Multiplexer 、 Computer hardware
摘要: A resetable memory is described that includes a without reset capability having data output coupled to first input of multiplexer. second the multiplexer has value input. channel select for storage cell indicates whether within been written after or not reset.
google.de 参考文章(29)
Paul D. Madland, Timing circuit for memory employing reset function ,(1988)
Serguei A. Sokolov, RTL power analysis using gate-level cell power models ,(2003)
Robert Walker, James Beausang, Test ready compiler for design for test synthesis ,(1997)
Valerie Chickanosky, Frank R. Keyser, Read channel with automatic servo track writer ,(2002)
Robert Kristianto Mardjuki, Tai An Ly, Lawrence Curtis Widdoes, David Lansing Dill, Paul Andrew Wilcox, Jean-Charles Giomi, Chian-Min Richard Ho, Ping Fai Yeung, Jing Chyuarn Lin, II Paul Estrada, Kalyana C. Mulam, Method for automatically generating checkers for finding functional defects in a description of a circuit ,(2003)
Guy Dupenloup, RTL analysis tool ,(1998)
Guy Dupenloup, Method of handling macro components in circuit design synthesis ,(1998)
Guy Dupenloup, VDHL/Verilog expertise and gate synthesis automation system ,(1998)
Tsuneo Koike, Static random access memory device having reset controller ,(1994)
Daniel B. Reents, A core section having asynchronous partial reset ,(1996)