Serial i/o using jtag tck and tms signals
作者： Lee D. Whetsel
DOI:
关键词: Controller (computing) 、 General purpose 、 Data signal 、 Terminal (electronics) 、 Computer hardware 、 Clock signal 、 Computer science 、 Embedded system 、 Serial communication
摘要: The present disclosure describes a novel method and apparatus of using the JTAG TAP's TMS TCK terminals as general purpose serial Input/Output (I/O) bus. According to disclosure, terminal is used clock signal bidirectional data allow communication occur between; (1) an IC external controller, (2) between first second IC, or (3) core circuit within IC.
google.it 参考文章(30)
Benoit Nadeau-Dostie, Jean-Francois Cote, Method and apparatus for high-speed interconnect testing ,(1998)
Yehuda Shaik, Eliezer Weitz, Moshe Tarrab, Method and apparatus for ensuring CRC error generation by a data communication station experiencing transmitter exceptions ,(1991)
Richard Adkisson, System and method for synchronizing data transfer across a clock domain boundary ,(2001)
Hiroaki Suzuki, Testing circuit provided in digital logic circuits ,(1992)
Theodore F. Emerson, David Heinrich, Andrew Brown, Michael Garrett, Method and apparatus for providing JTAG functionality in a remote server management controller ,(2002)
Christopher J. Clark, Michael Ricchetti, Method and apparatus for optimized parallel testing and access of electronic circuits ,(2002)
Omer Ghazi Samman, Nilanjan Mukherjee, Chien-Chung Tsai, Wu-Tung Cheng, Yahya M. Z. Mustafa, Yu Huang, Sudhakar Mannapuram Reddy, Paul J. Reuter, Scheduling the concurrent testing of multiple cores embedded in an integrated circuit ,(2002)
Lee D. Whetsel, Plural circuit selection using role reversing control inputs ,(2007)
Lee Doyle Whetsel, Benjamin H. Ashmore, Serial data input/output method and apparatus ,(1995)
Benoit Nadeau-Dostie, Jean-François Côté, Method of designing circuit having multiple test access ports, circuit produced thereby and method of using same ,(2001)