Method and system of introducing hierarchy into design rule checking test cases and rotation of test case data
作者： William F. Pokorny
DOI:
关键词: Rotation (mathematics) 、 Algorithm 、 Test case 、 Design rule checking 、 Layer (object-oriented design) 、 Test (assessment) 、 Structure (mathematical logic) 、 Computer science 、 Hierarchy (mathematics) 、 Simulation 、 Process (computing)
摘要: A method and system for validating a design rule checking program. The includes creating hierarchal structure such that each layer of the corresponds to process device or subregion shape. further inserting created hierarchical into DRC program running at least once with optimization options turned off. compares expected results actual results. differences between indicate errors in
lens.org 参考文章(39)
L.K. Scheffer, Some conditions under which hierarchical verification is O(N) IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 22, pp. 643- 646 ,(2003) , 10.1109/TCAD.2003.810740
H. Modarres, R.J. Lomax, A Formal Approach to Design-Rule Checking IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 6, pp. 561- 573 ,(1987) , 10.1109/TCAD.1987.1270303
Christophe J. Chevallier, Yarema A. Hryciw, Apparatus and method for management of integrated circuit layout verification processes ,(1996)
Fang-Cheng Chang, Yagyensh C. Pati, Yao-Ting Wang, Method and apparatus for data hierarchy maintenance in a system for mask description ,(1998)
Yao-Ting Wang, Fang-Cheng Chang, Yagyensh C. Pati, Data hierarchy layout correction and verification method and apparatus ,(1998)
Zhe Li, Method for detecting flaws in a functional verification plan ,(2006)
Guy R. Richardson, Dana M. Rigg, Method and system for automatic generation of DRC rules with just in time definition of derived layers ,(1999)
Mark A. Lavin, Young O. Kim, Robert T. Sayah, William F. Pokorny, Method for selecting hierarchical interactions in a hierarchical shapes processor ,(1998)
David Gary Bentlage, Peter Dean LaFauci, Paul David Bryan, Randall Rogers Pratt, Method and system for measuring and reporting test coverage of logic designs ,(2000)
Glenwood S. Weinert, Philip J. Russell, Application generator for use in verifying a hierarchical circuit design ,(1993)