The common case transactional behavior of multithreaded programs

作者: JaeWoong Chung , H. Chafi , C. Cao Minh , A. McDonald , B. Carlstrom

DOI: 10.1109/HPCA.2006.1598135

关键词: MultithreadingTransaction processingParallel programming modelSource codeDatabase transactionComputer scienceSoftware transactional memoryTransactional memoryParallel computingSoftware

摘要: Transactional memory (TM) provides an easy-to-use and high-performance parallel programming model for the upcoming chip-multiprocessor systems. Several researchers have proposed alternative hardware software TM implementations. However, lack of transaction-based programs makes it difficult to understand merits each proposal tune future implementations common case behavior real application. This work addresses this problem by analyzing transactional 35 multithreaded from a wide range application domains. We identify transactions within source code mapping existing primitives parallelism synchronization management transaction boundaries. The analysis covers basic characteristics such as length, distribution read-set write-set size, frequency nesting I/O operations. measured provide key insights into design efficient systems both non-blocking speculative parallelization.

参考文章(30)
Milo M. K. Martin, Colin Blundell, E Christopher Lewis, Deconstructing Transactional Semantics: The Subtleties of Atomicity ,(2005)
Henry H. Mashburn, Mahadev Satyanarayanan, James J. Kistler, Puneet Kumar, David C. Steere, Lightweight Recoverable Virtual Memory - Corrigendum. ACM Transactions on Computer Systems. ,vol. 12, pp. 165- 172 ,(1994)
Jim Gray, Andreas Reuter, Transaction Processing: Concepts and Techniques ,(1992)
Ross A Overbeek, James Boyle, None, Portable Programs for Parallel Processors ,(1987)
Daniel J. Berg, Bil Lewis, Multithreaded Programming With PThreads ,(1997)
Virendra J. Marathe, William N. Scherer, Michael L. Scott, Adaptive Software Transactional Memory Lecture Notes in Computer Science. pp. 354- 368 ,(2005) , 10.1007/11561927_26
R.T. Fielding, G. Kaiser, The Apache HTTP Server Project IEEE Internet Computing. ,vol. 1, pp. 88- 90 ,(1997) , 10.1109/4236.612229
Lance Hammond, Vicky Wong, Mike Chen, Brian D. Carlstrom, John D. Davis, Ben Hertzberg, Manohar K. Prabhu, Honggo Wijaya, Christos Kozyrakis, Kunle Olukotun, Transactional Memory Coherence and Consistency ACM SIGARCH Computer Architecture News. ,vol. 32, pp. 102- 113 ,(2004) , 10.1145/1028176.1006711
P. Kongetira, K. Aingaran, K. Olukotun, Niagara: a 32-way multithreaded Sparc processor IEEE Micro. ,vol. 25, pp. 21- 29 ,(2005) , 10.1109/MM.2005.35
C.S. Ananian, K. Asanovic, B.C. Kuszmaul, C.E. Leiserson, S. Lie, Unbounded Transactional Memory IEEE Micro. ,vol. 26, pp. 59- 69 ,(2006) , 10.1109/MM.2006.26