B-ISDN sequencer chip device
作者： Hung-Hsiang J. Chao
DOI:
关键词: Broadband 、 Queue 、 Integrated Services Digital Network 、 Controller (computing) 、 Comparator 、 Computer network 、 CMOS 、 Chip 、 Engineering 、 Interface (computing)
摘要: A sequencer chip device, provided for use in a broadband integrated service digital network (B-ISDN), is particularly adapted to control users' traffic at two places the network: user-network interface (UNI) by enforcer, and network-node surface (NNI) queue manager. The enforcer contains buffer delay reshape violating cells that do not comply with some agreed-upon parameters. manager manages nodes such way higher priority are always served first, low discarded when full, any interference between same-priority prevented. Proposed architectures include device. device includes plurality of modules each which divided into three main functional areas: controller, memory comparator. preferably implemented using 1.2 μm CMOS technology.
lens.org 参考文章(4)
Arturo Cisneros, Ivan P. Auer, Gary A. Hayward, Packet address look-ahead technique for use in implementing a high speed packet switch ,(1990)
J. Turner, New directions in communications (or which way to the information age IEEE Communications Magazine. ,vol. 24, pp. 8- 15 ,(1986) , 10.1109/MCOM.1986.1092946
L. Zhang, Virtual clock: a new traffic control algorithm for packet switching networks Proceedings of the ACM symposium on Communications architectures & protocols - SIGCOMM '90. ,vol. 20, pp. 19- 29 ,(1990) , 10.1145/99508.99525
Silvio Cucchi, Marco Fratti, System and circuit for the calculation of a bidimensional discrete transform ,(1990)