Multiple processing cell digital data processor
作者： John V. McCanny , John G. McWhirter
DOI:
关键词: Regular array 、 Computer hardware 、 Digital data 、 Repetition (rhetorical device) 、 Bit (horse) 、 Data bits 、 Computer science
摘要: The invention provides a digital data processor which has been systemetized down to bit level. includes regular array of identical processing cells perform logic operation on incoming bits. repeatedly cell under the control clocks govern inputting and outputting from Each takes part in maximum one repetition clock having highest frequency. Processing arrays for dealing with larger numbers may be readily built up smaller used numbers. Having obtained fully working design type cell, full consisting plurality is proven.
lens.org 参考文章(11)
Gyula A. Mago, Cellular network of processors ,(1978)
Hermann Schomberg, Frank Heubach, Network computer system ,(1976)
Bryan D. Ackland, Neil H. E. Weste, David J. Burr, Time warp signal recognition processor for matching signal patterns ,(1981)
Stanley R. Sternberg, Parallel partitioned serial neighborhood processors ,(1978)
W. M. Gentleman, H. T. Kung, Matrix Triangularization By Systolic Arrays Advances in Laser Scanning Technology. ,vol. 298, pp. 19- 26 ,(1982) , 10.1117/12.932507
Wlodzimierz Holsztynski, Stephen S. Wilson, Cellular digital array processor ,(1978)
George H. Barnes, Philip E. Shafer, Stephen F. Lundstrom, Array processor architecture ,(1979)
Thomas G. Hallin, Michael J. Flynn, Pipelining of Arithmetic Functions IEEE Transactions on Computers. ,vol. C-21, pp. 880- 886 ,(1972) , 10.1109/TC.1972.5009044
K.J. Dean, J. Deverell, General iterative array Electronics Letters. ,vol. 8, pp. 100- 101 ,(1972) , 10.1049/EL:19720072
J. Deverell, Pipeline Iterative Arithmetic Arrays IEEE Transactions on Computers. ,vol. 24, pp. 317- 322 ,(1975) , 10.1109/T-C.1975.224214