Pipeline processing machine having a plurality of reconfigurable processing stages interconnected by a two-wire interface bus
作者： Adrian Philip Wise
DOI:
关键词: Pipeline (computing) 、 Computer science 、 Interface (computing) 、 Embedded system
摘要:
google.com.mx 参考文章(228)
Robert R. Cordell, High-speed feedforward variable word length decoder ,(1991)
John E. Bruder, Quantizer control method and apparatus ,(1992)
Isaak Rivshin, Bus arbitration scheme for facilitating operation of a printing apparatus ,(1991)
David Feuchtwanger, Bandwidth reduction system for television signals ,(1989)
Peter T. Barrett, Method for image compression on a personal computer ,(1992)
Lee J. Scheffler, Remote memory-mapped display with interactivity determination ,(1990)
Katsutoshi Hisada, Tatsuo Okano, Image data processing apparatus capable of high-speed data encoding and/or decoding ,(1987)
Hamid Gharavi, Efficient coding scheme for multilevel video transmission ,(1992)
Pierre A. Radochonski, Single bus graphics data processing pipeline with decentralized bus arbitration ,(1990)
Masahisa Shimizu, Satoshi Matsumoto, Souichi Miyata, Hajime Asano, Katsuhiko Asada, Hiroaki Nishikawa, Kenji Shima, Shinji Komori, Hiroki Miura, Hiroaki Terada, Tag Data processing apparatus for a data flow computer ,(1986)