Microcontroller provided with hardware for supporting debugging as based on boundary scan standard-type extensions
作者： Frederik Zandveld , Peter Klapproth , Gerardus C. Van Loo , Jacobus M. Bakker
DOI:
关键词: Microcontroller 、 System bus 、 Computer hardware 、 Control bus 、 Boundary scan 、 Address bus 、 Interface (computing) 、 Background debug mode interface 、 Embedded system 、 Back-side bus 、 Computer science
摘要: A microprocessor comprises a processor element, memory interface an IO debug support element and internal bus interconnecting all above elements. For easy debugging, it also attached to the registered boundary scan standard (JTAG) that accesses one or more chains inside microprocessor, is arranged for controlling DMA-type exchanges via with other elements connected this bus.
google.co.uk 参考文章(10)
David L. Simpson, Mark A. Taylor, JTAG instruction error detection ,(1991)
Matthew R. Henry, Decoupled scan path interface ,(1993)
Fred C C O Mrs N Sab Sabernick, Mizanur Mohammed Rahman, Jeff A Sprouse, Scannable interface to non-scannable microprocessor ,(1994)
Takeshi Harakawa, Shigeo Kuboki, Toshihiko Tominaga, Syunji Inada, Kazuhisa Inada, Norihiko Sugimoto, Yasushi Nakamura, Masahiro Ueno, Program control apparatus incorporating a trace function ,(1989)
Jr. Frederick W. Ryan, Communications system to boundary-scan logic interface ,(1992)
Phillip D. Hester, William M. Johnson, Data processing system emulation with microprocessor in place ,(1988)
Alan Joel Greenberger, Homayoon Sam, High-speed integrated circuit testing with JTAG ,(1991)
D.P. Ryan, Intel's 80960: an architecture optimized for embedded control IEEE Micro. ,vol. 8, pp. 63- 76 ,(1988) , 10.1109/40.541
Quang H. Nguyen, Jeffrey L. Baker, Robert G. Stebbins, Method and apparatus for tracing multiple errors in a computer system subsequent to the first occurence and prior to the stopping of the clock in response thereto ,(1992)