Method for forming a capacitor with electrically interconnected construction

作者: Paul Schuele , Gurtej S. Sandhu , Wayne Kinney

DOI:

关键词: Materials scienceElectrical connectionElectrical engineeringLayer (electronics)Electrical conductorOptoelectronicsOxideBarrier layerInterconnectionCapacitorElectrical interconnect

摘要: A method of forming a capacitor includes, a) providing node to which electrical connection is be made; b) an electrically conductive first layer over the node; c) insulative barrier second layer; d) third layer, comprising material either and resistant oxidation, or forms upon oxidation; e) insulating inorganic metal oxide dielectric f) fourth g) interconnect extend layers. construction having such in combination with plate disclosed.

参考文章(5)
Charles H. Dennison, Howard E. Rhodes, Hiang C. Chan, Yauh-Ching Liu, Pierre Fazan, Method of making stacked E-cell capacitor DRAM cell ,(1991)
S. Onishi, K. Hamada, K. Ishihara, Y. Ito, S. Yokoyama, J. Kudo, K. Sakiyama, A half-micron ferroelectric memory cell technology with stacked capacitor structure international electron devices meeting. pp. 843- 846 ,(1994) , 10.1109/IEDM.1994.383281
P.-Y. Lesaicherre, S. Yamamichi, H. Yamaguchi, K. Takemura, H. Watanabe, K. Tokashiki, K. Satoh, T. Sakuma, M. Yoshida, S. Ohnishi, K. Nakajima, K. Shibahara, Y. Miyasaka, H. Ono, A Gbit-scale DRAM stacked capacitor technology with ECR MOCVD SrTiO/sub 3/ and RIE patterned RuO/sub 2/TiN storage nodes international electron devices meeting. pp. 831- 834 ,(1994) , 10.1109/IEDM.1994.383296
T. Eimori, Y. Ohno, H. Kimura, J. Matsufusa, S. Kishimura, A. Yoshida, H. Sumitani, T. Maruyama, Y. Hayashide, K. Moriizumi, T. Katayama, M. Asakura, T. Horikawa, T. Shibano, H. Itoh, K. Sato, K. Namba, T. Nishimura, S. Satoh, H. Miyoshi, A newly designed planar stacked capacitor cell with high dielectric constant film for 256 Mbit DRAM international electron devices meeting. pp. 631- 634 ,(1993) , 10.1109/IEDM.1993.347281