Cache way prediction
作者： Prashant Jain , Jason M Kassoff , Sandeep Gupta
DOI:
关键词: Cache 、 Integrated circuit 、 Set (abstract data type) 、 Value (computer science) 、 Computer hardware 、 Computer science
摘要: Techniques are disclosed relating to set-associative caches in processors. In one embodiment, an integrated circuit is that includes a cache configured receive request for data block stored of plurality ways within the cache, specifying address, portion which tag value. such way prediction predict, based on value, requested stored. The further array perform comparison value with set previously portions corresponding ways. determine whether hits predicted and output comparison.
lens.org 参考文章(6)
Sahil Arora, Wei-Yu Chen, Douglas Williams, Nikhil Gupta, Marius Evers, Sarma Debjit Das, Bandwidth increase in branch prediction unit and level 1 instruction cache ,(2014)
Jan-Willem van de Waerdt, Instruction cache way prediction for jump targets ,(2003)
Lucian Codrescu, Suresh K. Venkumahanti, Peter G. Sassone, Data cache way prediction ,(2014)
Yen-Ju Lu, System and method for cache access prediction ,(2008)
Sean James Salisbury, Andrew David Tune, Handling write requests for a data array ,(2013)
Gregory Michael Wright, Derek Robert Hower, Anil Krishna, Cache way prediction using partial tags ,(2015)