Read and write sets for ranges of instructions of transactions

作者: Salapura Valentina , Gschwind Michael K , Shum Chung-Lung K

DOI:

关键词: Write once read manyRange (computer programming)Database transactionComputer scienceArithmeticTransactional memorySet (abstract data type)

摘要: Transactional memory accesses are tracked using read and write sets based on actual program flow. A set is associated with a range of instructions transaction. When execution follows predicted branch, loads stores marked as being selected sets. Then, when misprediction processed, rewound, speculatively added indications removed from the

参考文章(46)
Michael P. Hohmuth, Stephan Diestelhorst, Martin T. Pohlack, David S. Christie, Jaewoong Chung, Luke Yen, Processor support for hardware transactional memory ,(2010)
Fong Pong, Meera Kasinathan, Ricky C. Hetherington, Thomas M. Wicki, Speculative cache line write backs to avoid hotspots ,(1997)
Valentina Salapura, Fadi Y. Busaba, Maged M. Michael, Eric M. Schwarz, Harold W. Cain, Michael K. Gschwind, Chung-Lung K. Shum, Multi-granular cache management in multi-processor computing environments ,(2013)
Burton Smith, Jan Gray, Gad Sheaffer, Ali-Reza Adl-Tabatabai, David Callahan, Graefe Goetz, Bratin Saha, Using buffered stores or monitoring to filter redundant transactional accesses and mechanisms for mapping data to buffered metadata ,(2009)
Youfeng Wu, Jaewoong Chung, Cheng Wang, Overlapping atomic regions in a processor ,(2011)
Ravi Rajwar, Konrad K. Lai, Robert S. Chappell, Bret L. Toll, Martin G. Dixon, Method, apparatus, and system for transactional speculation control instructions ,(2012)
Craig Steven Freedman, Cristian Diaconu, Per-Ake Larson, Michael J. Zwilling, Optimistic serializable snapshot isolation ,(2009)
Gad Sheaffer, Ali-Reza Adl-Tabatabai, Quinn Jacobson, Bratin Saha, Using ephemeral stores for fine-grained conflict detection in a hardware accelerated stm ,(2007)