Systolic filter for fast DNA similarity search
作者： P. Guerdoux-Jamet , D. Lavenier
关键词: Digital filter 、 Parallel computing 、 Coprocessor 、 Computer hardware 、 Nearest neighbor search 、 FPGA prototype 、 Workstation 、 Ranging 、 Field-programmable gate array 、 Filter (video) 、 Computer science
摘要: This paper presents a systolic filter for speeding up the scan of DNA databases. The acts as co-processor which performs more intensive computations occurring during process. Our validation, based on FPGA prototype board tightly connected to workstation, has shown that may boost performance machine by factor ranging from 50 400 over current workstations.
sci-hub.se 参考文章(10)
D. Roncin, J. Vuillemin, P. Bertin, Introduction to programmable active memories Systolic array processors. pp. 301- 309 ,(1990)
W. R. Pearson, D. J. Lipman, Improved tools for biological sequence comparison. Proceedings of the National Academy of Sciences of the United States of America. ,vol. 85, pp. 2444- 2448 ,(1988) , 10.1073/PNAS.85.8.2444
S Altschula, Warren Gisha, Webb Millerb, E Meyersc, D Lipmana, None, Basic Local Alignment Search Tool Journal of Molecular Biology. ,vol. 215, pp. 403- 410 ,(1990) , 10.1016/S0022-2836(05)80360-2
L. Rankin, R. Cohn, M. Lam, J. Webb, S. Borkar, G. Cox, P.S. Tseng, C. Peterson, J. Urbanski, H.T. Kung, S. Gleason, J. Pieper, J. Sutton, B. Moore, T. Gross, iWarp: an integrated solution to high-speed parallel computing conference on high performance computing (supercomputing). pp. 330- 339 ,(1988) , 10.5555/62972.63015
P. Dhaussy, J.-M. Filloque, B. Pottier, S. Rubini, Global control synthesis for an MIMD/FPGA machine field programmable gate arrays. pp. 72- 81 ,(1994) , 10.1109/FPGA.1994.315603
F. Raimbault, D. Lavenier, RELACS for systolic programming international conference on application specific array processors. pp. 132- 135 ,(1993) , 10.1109/ASAP.1993.397128
P. Bertin, D. Roncin, J. Vuillemin, Programmable active memories: a performance assessment Proceedings of the First Heinz Nixdorf Symposium on Parallel Architectures and Their Efficient Use. pp. 119- 130 ,(1992) , 10.1007/3-540-56731-3_12
Marco Annaratone, Emmanuel Arnould, Thomas Gross, HT Kung, Monica Lam, Onat Menzilcioglu, Jon A Webb, The Warp Computer: Architecture, Implementation, and Performance IEEE Transactions on Computers. ,vol. 36, pp. 1523- 1538 ,(1987) , 10.1109/TC.1987.5009502
J.R. Nickolls, The design of the MasPar MP-1: a cost effective massively parallel computer Digest of Papers Compcon Spring '90. Thirty-Fifth IEEE Computer Society International Conference on Intellectual Leverage. pp. 25- 28 ,(1990) , 10.1109/CMPCON.1990.63649
S. Borkar, R. Cohn, G. Cox, S. Gleason, T. Gross, H.T. Kung, M. Lam, B. Moore, C. Peterson, J. Pieper, L. Rankin, P.S. Tseng, J. Sutton, J. Urbanski, J. Webb, iWarp: an integrated solution to high-speed parallel computing IEEE. pp. 330- 339 ,(1988) , 10.1109/SUPERC.1988.44670