Multi-bit error correction method and apparatus based on a BCH code and memory system
作者： Hao Yang , Yong Lu , Yufei Li , Ying Wang
DOI:
关键词: Inverse 、 Polynomial code 、 BCH code 、 Error detection and correction 、 Constant-weight code 、 Value (computer science) 、 Bit (horse) 、 Arithmetic 、 Algorithm 、 Mathematics
摘要: Exemplary embodiments for providing multi-bit error correction based on a BCH code are provided. In one such embodiment, the following operations repeatedly performed, including shifting each bit of rightward by 1 while filling vacated due to in with 0, calculating syndrome values corresponding code, and determining first number under code. case where is not equal modified calculated The those that current rightmost changed inverse value. Additional performed as described herein.
google.ch 参考文章(27)
Nobutaka Amada, Keizo Nishimura, Takao Arai, Masami Nishida, Code error detection and correction method and apparatus ,(1983)
Meng-Lin Yu, Leilei Song, Error-erasure decoding of interleaved reed-solomon code ,(2000)
Rajaram Ramesh, Kumar Balachandran, Shortened fire code error-trapping decoding method and apparatus ,(1997)
Ganning Yang, Method and apparatus for detecting and correcting errors using cyclic redundancy check ,(1998)
Okano, Imai, A Construction Method of High-Speed Decoders Using ROM's for Bose–Chaudhuri–Hocquenghem and Reed–Solomon Codes IEEE Transactions on Computers. ,vol. 36, pp. 1165- 1171 ,(1987) , 10.1109/TC.1987.1676857
Kuang Yung Liu, Architecture for VLSI Design of Reed-Solomon Decoders IEEE Transactions on Computers. ,vol. 33, pp. 178- 189 ,(1984) , 10.1109/TC.1984.1676409
T. Tanzawa, T. Tanaka, K. Takeuchi, R. Shirota, S. Aritome, H. Watanabe, G. Hemink, K. Shimizu, S. Sato, Y. Takeuchi, K. Ohuchi, A compact on-chip ECC for low cost flash memories IEEE Journal of Solid-state Circuits. ,vol. 32, pp. 662- 669 ,(1997) , 10.1109/4.568829
Jay C. Mcmullan, John T. Filion, David B. Burleson, Paul Borsetti, Secure authorization and control method and apparatus for a game delivery service ,(1995)
Junho Cho, Wonyong Sung, Strength-Reduced Parallel Chien Search Architecture for Strong BCH Codes IEEE Transactions on Circuits and Systems Ii-express Briefs. ,vol. 55, pp. 427- 431 ,(2008) , 10.1109/TCSII.2007.914898