Systems with bias offset and gain mismatch removal from parallel transmitted signals

摘要: A system includes converters, first modules, second and a multiplexer. The converters receive an analog signal respective one of multiple clock signals. Each the samples based on to generate digital signal. signals is out-of-phase with other ones modules generated by remove bias offsets from output signals, each channels. or equalize gain mismatch between channels multiplexer receives generates representation