Mcml retention flip-flop/latch for low power applications

作者: Kuang-Kai Yen , Chewn-Pu Jou , Tsung-Hsiung Lee , Shi-Hung Wang , Fu-Lung Hsueh

DOI:

关键词: Electronic circuitPower (physics)Computer hardwarePower consumptionEngineeringVoltageFlip-flopClock tree

摘要: The present disclosure relates to a device and method reduce the dynamic/static power consumption of an MCML logic device. In order retain register contents during off mode, retention latch flip-flop are disclosed. Retention Latch circuits in architecture used critical wherein combination including clock buffers on tree paths powered consumption. comprises master slave latch, switch is added mode. includes pull-down that remain active enable data at proper voltage level Other devices methods also

参考文章(16)
Said E. Abdelli, Biased clock generator ,(2007)
Muralikumar A. Padaparambil, David Meltzer, CMOS master/slave flip-flop with integrated multiplexor ,(2004)
Stéphane Badel, Erdem Güleyüpoǧlu, Özgür İnaç, Anna Peña Martinez, Paolo Vietti, Frank K. Gürkaynak, Yusuf Leblebici, A generic standard cell design methodology for differential circuit styles design, automation, and test in europe. pp. 843- 848 ,(2008) , 10.1145/1403375.1403581
John P Biggs, David W Howard, David W Flynn, James E Myers, Integrated circuit and method for generating a layout of such an integrated circuit ,(2012)
Michael Launsbach, Travis R. Hebig, Todd A. Christensen, Derick G. Behrends, Implementing power saving self powering down latch structure ,(2012)