Cache control unit with a cache request transaction-oriented protocol
作者： Yet-Ping Pai , Le T. Nguyen
DOI:
关键词: Cache invalidation 、 Cache 、 Bus sniffing 、 Computer science 、 Operating system 、 Smart Cache 、 Page cache 、 Cache coloring 、 Cache pollution 、 Cache algorithms
摘要: A cache control unit and a method of controlling cache. The is coupled to accessing device. first request received from the identification information assigned provided requesting may begin be processed. second requests are finally fully serviced.
lens.org 参考文章(9)
Nicholas Ing-Simmons, Karl M. Guttag, Robert J. Gove, Keith Balmer, Iain Robertson, Architecture of transfer processor ,(1994)
Thomas F. Joyce, James W. Keeley, Multiprocessor shared pipeline cache memory with split cycle and concurrent utilization ,(1984)
Nital Patwa, Gilbert M. Wolrich, Era Nangia, James P. Ellis, Bhavin Shah, Digital computer system with cache controller coordinating both vector and scalar operations ,(1992)
Howard G. Sachs, Walter H. Hollingsworth, James Y. Cho, Cache MMU system ,(1986)
Russell W. Guenthner, Charles P. Ryan, Prioritized secondary use of a cache with simultaneous access ,(1986)
Eric C. Westerfeld, Richard F. Thompson, Daniel J. Disney, Swee-meng Quek, Dual cache for independent prefetch and execution units ,(1986)
William Patterson Bunton, Richard W. Cutts, Linda Ellen Zalzala, John C. Krause, James Stevens Klecka, David Paul Sonnier, William Joel Watson, Synchronized data transmission between elements of a processing system ,(1996)
Cheryl D. Senter, Johannes Wang, System and method for handling load and/or store operations in a superscalar microprocessor ,(2005)
Curt Berg, Jung-Herng Chang, Jorge Cruz-Rios, Methods and apparatus for providing multiple outstanding operations in a cache consistent multiple processor computer system ,(1993)