Demonstration of Complementary Ternary Graphene Field-Effect Transistors.
作者： Yun Ji Kim , So-Young Kim , Jinwoo Noh , Chang Hoo Shim , Ukjin Jung
DOI: 10.1038/SREP39353
关键词: Optoelectronics 、 Transistor 、 Work function 、 Graphene 、 Inverter 、 Semiconductor device 、 Communication channel 、 Materials science 、 Ternary operation 、 Reduction (complexity)
摘要: … We demonstrated a ternary graphene field-effect transistor (TGFET), showing three discrete … These include resonant tunneling diodes, resonant tunneling transistors, neuron MOS …
nature.com
harvard.edu
sci-hub.se 参考文章(37)
M Waqas Iqbal, M Zahir Iqbal, M Farooq Khan, M Arslan Shehzad, Yongho Seo, Jong Hyun Park, Chanyong Hwang, Jonghwa Eom, High-mobility and air-stable single-layer WS2 field-effect transistors sandwiched between chemical vapor deposition-grown hexagonal BN films. Scientific Reports. ,vol. 5, pp. 10699- 10699 ,(2015) , 10.1038/SREP10699
P.M. Zeitzoff, J.E. Chung, A perspective from the 2003 ITRS: MOSFET scaling trends, challenges, and potential solutions IEEE Circuits & Devices. ,vol. 21, pp. 4- 15 ,(2005) , 10.1109/MCD.2005.1388764
M. Becherer, S. Breitkreutz-v. Gamm, I. Eichwald, G. Žiemys, J. Kiermaier, G. Csaba, D. Schmitt-Landsiedel, A monolithic 3D integrated nanomagnetic co-processing unit Solid-state Electronics. ,vol. 115, pp. 74- 80 ,(2016) , 10.1016/J.SSE.2015.08.004
Qinru Qiu, Zhe Li, Khadeer Ahmed, Hai Helen Li, Miao Hu, None, Neuromorphic acceleration for context aware text image recognition 2014 IEEE Workshop on Signal Processing Systems (SiPS). pp. 268- 273 ,(2014) , 10.1109/SIPS.2014.6986098
Clara F Moldovan, Wolfgang A Vitale, Pankaj Sharma, Laurent S Bernard, Adrian M Ionescu, None, Fabrication process and characterization of suspended graphene membranes for RF NEMS capacitive switches Microelectronic Engineering. ,vol. 145, pp. 5- 8 ,(2015) , 10.1016/J.MEE.2015.01.032
E. Pallecchi, F. Lafont, V. Cavaliere, F. Schopfer, D. Mailly, W. Poirier, A. Ouerghi, High Electron Mobility in Epitaxial Graphene on 4H-SiC(0001) via post-growth annealing under hydrogen. Scientific Reports. ,vol. 4, pp. 4558- 4558 ,(2015) , 10.1038/SREP04558
Supriya Karmakar, John A. Chandy, Faquir C. Jain, Design of Ternary Logic Combinational Circuits Based on Quantum Dot Gate FETs IEEE Transactions on Very Large Scale Integration Systems. ,vol. 21, pp. 793- 806 ,(2013) , 10.1109/TVLSI.2012.2198248
Ru Huang, HanMing Wu, JinFeng Kang, DeYuan Xiao, XueLong Shi, Xia An, Yu Tian, RunSheng Wang, LiangLiang Zhang, Xing Zhang, YangYuan Wang, Challenges of 22 nm and beyond CMOS technology Science in China Series F: Information Sciences. ,vol. 52, pp. 1491- 1533 ,(2009) , 10.1007/S11432-009-0167-9
Sheng Lin, Yong-Bin Kim, Fabrizio Lombardi, A novel CNTFET-based ternary logic gate design international midwest symposium on circuits and systems. pp. 435- 438 ,(2009) , 10.1109/MWSCAS.2009.5236063
P.C. Balla, A. Antoniou, Low power dissipation MOS ternary logic family IEEE Journal of Solid-State Circuits. ,vol. 19, pp. 739- 749 ,(1984) , 10.1109/JSSC.1984.1052216