Posted precharge and multiple open-page ram architecture
作者： Franz Schuette , G. R. Rao
DOI:
关键词: Architecture 、 Operating system 、 Electronic memory 、 Computer science 、 Computer hardware 、 Degradation (telecommunications)
摘要: A method and architecture that overcomes the problem of latency-caused performance degradation electronic memory systems. The involves a “Posted Precharge,” by which an external command for Precharge is given as early possible, such immediately following Read command. execution delayed precharge counter until all Read/Write commands are completed. By posting on bus at first available opportunity, multiple pages can be open same bank device. As result, access latencies significantly reduced efficiency in systems improved.
lens.org 参考文章(8)
Hsuehchung Shelton Lu, Scoreboarding for DRAM access within a multi-array DRAM device using simultaneous activate and read/write accesses ,(1996)
Tsukasa Ooishi, Fast accessible dynamic type semiconductor memory device ,(2001)
Frankie Fariborz Roohparvar, Non-contiguous address erasable blocks and command in flash memory ,(2002)
Gary Paul McClannahan, Gary Scott Delp, Dynamically-tunable memory controller ,(2001)
Henry Stracovsky, Brent Keeth, Desi Rhoden, Kevin J. Ryan, Yoshikazu Morooka, Jean Crepeau, Cormac M. O'Connell, Donald N. North, Troy A. Manning, Bruce Millar, David B. Gustavson, Terry R. Lee, Peter B. Gillingham, David V. James, Hans A. Wiggers, Memory system having synchronous-link DRAM (SLDRAM) devices and controller ,(1998)
Ronald T. Taylor, Michael E. Runas, Sudhir Sharma, Memory system with multiplexed input-output port and memory mapping capability ,(1996)
Kenneth Mobley, David Bondurant, Michael Peters, David Fisch, Bruce Grieshaber, Enhanced bus turnaround integrated circuit dynamic random access memory device ,(2000)
Akira Yamazaki, Pseudo-static synchronous semiconductor memory device ,(2003)