Scanning a protocol signal into an IC for performing a circuit operation
作者： Lee Doyle Whetsel
DOI:
关键词:
摘要: A digital bus monitor used to observe data on a ( 14, 16, 18 ) connecting multiple integrated circuits 10, 12 comprises memory buffer 30 ), bypass register 34 test port 38 and output control 42, 46 controlled by an event qualifying module (EQM) 32 ). In response matching condition the EQM may perform variety of tests incoming while continue operate at speed. plurality monitors 20, 22 be cascaded for observation variable width buses signature analysis.
google.com.mx参考文章(212)
Erwin Trischler, Random testing using scan path technique ,(1983)
Constantin C. Timoc, Structure for physical fault simulation of digital logic ,(1979)
Mon Y. Tsai, General linear shift register ,(1983)
Robert J. Woessner, Common diagnostic bus for computer systems to enable testing concurrently with normal system operation ,(1975)
Yin-Chao Hwang, Theo J. Powell, Modularized scan path for serially tested logic circuit ,(1985)
Gary R. Burke, Non-contact I/O signal pad scan testing of VLSI circuits ,(1989)
Paul Wagner, INTERCONNECT TESTING WITH BOUNDARY SCAN ,(1987)
Kent A. Dickey, Edward M. Jacobs, Kathleen C. Nix, Computer-system processor-to-memory-bus interface having repeating-test-event generation hardware ,(1997)
William E. Shoemaker, B. J. Moore, Increased resolution logic analyzer using asynchronous sampling ,(1986)