Memory buffers for merging local data from memory modules

作者: Ramasubramanian Rajamani

DOI:

关键词:

摘要: An integrated circuit to serialize local data and selectively merge it with serialized feed-through into a serial stream output that includes parallel-in-serial-out (PISO) shift register, multiplexer, transmitter. The PISO register serializes parallel on bus data. multiplexer merges stream. transmitter drives the onto link. In another embodiment of invention, method for memory module receiving an input stream; merging frames together in response enable signal; transmitting northbound next or controller. Other embodiments invention are disclosed claimed.

参考文章(27)
Nobutaka Amada, Keizo Nishimura, Takao Arai, Masami Nishida, Code error detection and correction method and apparatus ,(1983)
Kazunari Fanuc Room Aoyama, Yutaka Fanuc Sakai, Minoru Fanuc Room Nakamura, Error detection/correction system, and controller using this system ,(2003)
Steven W. Wierenga, Jon Sjostedt, Steven D. Fisher, Richard A. Humphrey, Memory system with operation error detection ,(1986)
Sverre Knudsen, James R. Dunphy, Daniel Woo, Arne Berg, Highly sensitive accelerometer ,(2000)
Norbert H. Riegelhaupt, Thomas D. Bissett, William F. Bruckert, Dual rail processors with error checking at single rail interfaces ,(1988)
Robert Joseph Willett, Richard Harlan Bonser, Fault detection arrangement for digital transmission system ,(1973)
Ross V. La Fetra, Dale E. Gulick, Larry D. Hewitt, Richard W. Reeves, Frederick D. Weber, Paul C. Miranda, Shwetal A. Patel, Gerald R. Talbot, Mark D. Hummel, R. Stephen Polzin, A system including a host connected to a plurality of memory modules via a serial memory interconnect ,(2004)
Laurence B. Boucher, Daryl D. Starr, Clive M. Philbrick, Intelligent network storage interface system ,(2002)
Richard Perego, Fred Ware, Ely Tsern, Configurable width buffered module having flyby elements ,(2004)