Cache memory system and method with multiple hashing functions and hash control storage
作者： Anant Agarwal , Steven D. Pudar
DOI:
关键词:
摘要: A column-associative cache that reduces conflict misses, increases the hit rate and maintains a minimum access time. The indexes data from main memory into plurality of lines according to tag index field through hash rehash functions. represent column sets. Each line contains block indicating whether set is location. To increase performance cache, content addressable (CAM) used predict future misses.
lens.org 参考文章(9)
John H. Zurawski, Simon C. Steely, Set prediction cache memory system using bits of the main memory address ,(1992)
Anant Agarwal, Stephen D. Pudar, Column-associative caches Proceedings of the 20th annual international symposium on Computer architecture - ISCA '93. ,vol. 21, pp. 179- 190 ,(1993) , 10.1145/165123.165153
K. So, R.N. Rechtschaffen, Cache operations by MRU change IEEE Transactions on Computers. ,vol. 37, pp. 700- 709 ,(1988) , 10.1109/12.2208
Anant Agarwal, John Hennessy, Mark Horowitz, Cache performance of operating system and multiprogramming workloads ACM Transactions on Computer Systems. ,vol. 6, pp. 393- 431 ,(1988) , 10.1145/48012.48037
J.G.D. da Silva, I. Watson, Pseudo-associative store with hardware hashing IEE Proceedings E Computers and Digital Techniques. ,vol. 130, pp. 19- 24 ,(1983) , 10.1049/IP-E:19830004
Norman P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers international symposium on computer architecture. ,vol. 18, pp. 364- 373 ,(1990) , 10.1145/285930.285998
A. Agarwal, J. Hennessy, M. Horowitz, An analytical cache model ACM Transactions on Computer Systems. ,vol. 7, pp. 184- 215 ,(1989) , 10.1145/63404.63407
Anant Agarwal, Analysis of Cache Performance for Operating Systems and Multiprogramming Kluwer Academic Publishers. ,(1987) , 10.1007/978-1-4613-1623-7
R. E. Kessler, R. Jooss, A. Lebeck, M. D. Hill, Inexpensive Implementations Of Set-Associativity international symposium on computer architecture. ,vol. 17, pp. 131- 139 ,(1989) , 10.1145/74925.74941