Image processor that reduces processing load of a software processing unit

作者: Kazuhiro Saito

DOI:

关键词:

摘要: In a high-speed mode, software processing unit notifies hardware of settings information about output pictures before the starts to encode an input picture, and performs continuous encoding for pictures, based on notified by unit, without notification signifying completion every upon all specified number sends interrupt unit.

参考文章(11)
Vivian Hsiun, Alexander G. MacInnis, Xiaodong Xie, Jose′ R. I. Alvarez, Sheng Zhong, Video decoding system supporting multiple standards ,(2012)
Hongjuan Wang, Guang Xu, Zhiliang Wang, Qi Zhang, Fast switching hybrid video decoder ,(2012)
Edward L. Hepler, Symbol rate hardware accelerator ,(2007)
Toshiyuki Kaimi, Tohru Kurata, Kimitaka Wada, Image-data processing apparatus and image-data processing method ,(2007)
Sheng Zhong, Xiaodong Xie, Jose′ R. Alvarez, Alexander G. MacInnis, Vivian Hsiun, Method of operating a video decoding system ,(2002)
Masahiko Mizutani, Katsuyoshi Suzuki, Aya Sato, Masao Niibe, Communication interruption time reduction method in a packet communication network ,(2013)