Predicting the Phase Noise and Jitter of PLL-Based Frequency Synthesizers

作者: Ken Kundert

DOI:

关键词:

摘要: Version 4i, 23 October 2015 Two methodologies are presented for predicting the phase noise and jitter of a PLLbased frequency synthesizer using simulation that both accurate efficient. The begin by characterizing behavior blocks make up PLL transistor-level RF simulation. For each block, or is extracted applied to model entire PLL.

参考文章(30)
Olaf Zinke, Ken Kundert, The designer's guide to Verilog-AMS ,(2004)
Willy M. C. Sansen, Rudy J. van der Plassche, Johan H. Huijsing, Analog circuit design : RF analog-to-digital converters; sensor and actuator interfaces; low-noise oscillators, PLLs and synthesizers Kluwer Academic Publishers. ,(1997)
Paul Gray, Kenneth S. Kundert, The designer's guide to SPICE and Spectre ,(1995)
D. Sobel, R. Brodersen, B. Limketkai, D. Yee, S. Alalusi, Chinh Doan, A 2-GHz low-power single-chip CMOS receiver for WCDMA applications european solid-state circuits conference. pp. 57- 60 ,(2000)
J.J. Rael, A.A. Abidi, Physical processes of phase noise in differential LC oscillators custom integrated circuits conference. pp. 569- 572 ,(2000) , 10.1109/CICC.2000.852732
Ken Kundert, Modeling and Simulation of Jitter in Phase-Locked Loops Analog Circuit Design. pp. 359- 379 ,(1997) , 10.1007/978-1-4757-2602-2_16
Alberto Sangiovanni-Vincentelli, Alper Demir, Analysis and Simulation of Noise in Nonlinear Electronic Circuits and Systems ,(1997)