作者: Ken Kundert
DOI:
关键词:
摘要: Version 4i, 23 October 2015 Two methodologies are presented for predicting the phase noise and jitter of a PLLbased frequency synthesizer using simulation that both accurate efficient. The begin by characterizing behavior blocks make up PLL transistor-level RF simulation. For each block, or is extracted applied to model entire PLL.