BEE2: a high-end reconfigurable computing system
作者： Chen Chang , J. Wawrzynek , R.W. Brodersen
DOI: 10.1109/MDT.2005.30
关键词:
摘要: The Berkeley Emulation Engine 2 (BEE2) project is developing a reusable, modular, and scalable framework for designing high-end reconfigurable computers, including processing-module building block several programming models. Using these elements, BEE2 can provide over 10 times more computing throughput than DSP-based system with similar power consumption cost 100 that of microprocessor-based system.
ieeecomputersociety.org
computer.org参考文章(11)
Kimmo Kuusilinna, Chen Chang, Hans-Martin Bluethgen, W. Rhett Davis, Brian Richards, Borivoje Nikolić, Robert W. Brodersen, Real-Time System-on-a-Chip Emulation Winning the SoC Revolution. pp. 229- 253 ,(2003) , 10.1007/978-1-4615-0369-9_10
J.P. Durbano, F.E. Ortiz, J.R. Humphrey, P.F. Curt, D.W. Prather, FPGA-based acceleration of the 3D finite-difference time-domain method field-programmable custom computing machines. pp. 156- 163 ,(2004) , 10.1109/FCCM.2004.37
Kimmo Kuusilinna, Chen Chang, M. Josephine Ammer, Brian C. Richards, Robert W. Brodersen, Designing BEE: A Hardware Emulation Engine for Signal Processing in Low-Power Wireless Applications EURASIP Journal on Advances in Signal Processing. ,vol. 2003, pp. 502- 513 ,(2003) , 10.1155/S1110865703212154
Timothy J. Callahan, Philip Chong, André DeHon, John Wawrzynek, Fast module mapping and placement for datapaths in FPGAs field programmable gate arrays. pp. 123- 132 ,(1998) , 10.1145/275107.275132
Michael G. Wrighton, André M. DeHon, Hardware-assisted simulated annealing with application for fast FPGA placement field programmable gate arrays. pp. 33- 42 ,(2003) , 10.1145/611817.611824
Chen Chang, Kimmo Kuusilinna, Brian Richards, Robert W. Brodersen, Implementation of BEE: a real-time large-scale hardware emulation engine field programmable gate arrays. pp. 91- 99 ,(2003) , 10.1145/611817.611832
David Caliga, David Peter Barker, Delivering acceleration Proceedings of the 2001 ACM/IEEE conference on Supercomputing (CDROM) - Supercomputing '01. pp. 32- 32 ,(2001) , 10.1145/582034.582066
Wang Chen, Panos Kosmas, Miriam Leeser, Carey Rappaport, None, An FPGA implementation of the two-dimensional finite-difference time-domain (FDTD) algorithm field programmable gate arrays. pp. 213- 222 ,(2004) , 10.1145/968280.968311
C.N. Keltcher, K.J. McGrath, A. Ahmed, P. Conway, The AMD Opteron processor for multiprocessor servers IEEE Micro. ,vol. 23, pp. 66- 76 ,(2003) , 10.1109/MM.2003.1196116
Chen Chang, K. Kuusilinna, B. Richards, A. Chen, N. Chan, R.W. Brodersen, B. Nikolic, Rapid design and analysis of communication systems using the BEE hardware emulation environment rapid system prototyping. pp. 148- 154 ,(2003) , 10.1109/IWRSP.2003.1207042