Routing Region Definition and Ordering Scheme for Building-Block Layout

作者: Wei-Ming Dai , T. Asano , E.S. Kuh

DOI: 10.1109/TCAD.1985.1270114

关键词:

摘要: We present a new routing region definition and ordering (RRDO) scheme for building block layout. Given an arbitrary placement of rectangular blocks (including the case with cycles in channel precedence constraints), without modifying placement, our defines orders channels so that when is being routed, its width can be expanded or contracted destroying previously routed channels. The constraints are broken by introducing kind channel--the L-shaped Unlike switchboxes, to permit completion rerouting other existing An efficient greedy RRDO algorithm has been implemented, which tries generate as few possible since harder route than straight Our represents regions floor plan graph, we provide precise construction algorithm. experimental results promising.

参考文章(20)
Lee, Preparata, Computational Geometry—A Survey IEEE Transactions on Computers. ,vol. 33, pp. 1072- 1101 ,(1984) , 10.1109/TC.1984.1676388
T. Yoshimura, E.S. Kuh, Efficient Algorithms for Channel Routing IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 1, pp. 25- 35 ,(1982) , 10.1109/TCAD.1982.1269993
Asano, Kitahashi, Tanaka, Horino, Amano, A Wire-Routing Scheme Based on Trunk-Division Methods IEEE Transactions on Computers. ,vol. 26, pp. 764- 772 ,(1977) , 10.1109/TC.1977.1674914
T.G. Szymanski, Dogleg Channel Routing is NP-Complete IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 4, pp. 31- 41 ,(1985) , 10.1109/TCAD.1985.1270096
Y. Kajitani, Order of Channels for Safe Routing and Optimal Compaction of Routing Area IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 2, pp. 293- 300 ,(1983) , 10.1109/TCAD.1983.1270047
Eric A. Slutz, Kenneth J. Supowit, Placement Algorithms for Custom VLSI design automation conference. pp. 164- 170 ,(1983) , 10.5555/800032.800658
S. Kimura, N. Kubo, T. Chiba, I. Nishioka, An Automatic Routing Scheme for General Cell LSI IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 2, pp. 285- 292 ,(1983) , 10.1109/TCAD.1983.1270046
Michael Burstein, Richard Pelavin, Hierarchical channel router Integration. ,vol. 1, pp. 21- 38 ,(1983) , 10.1016/0167-9260(83)90004-4
Akihiro Hashimoto, James Stevens, Wire routing by optimizing channel assignment within large apertures design automation conference. pp. 155- 169 ,(1971) , 10.1145/800158.805069
John K. Ousterhout, Gordon T. Hamachi, Walter S. Scott, Robert N. Mayo, George S. Taylor, Magic: A VLSI Layout System design automation conference. pp. 152- 159 ,(1984) , 10.5555/800033.800790