Design of VCOs in Deep Sub-micron Technologies
作者： Evan Kjell Jorgensen
DOI:
关键词:
摘要: Design of VCOs in Deep Sub-micron Technologies Evan Kjell Jorgensen Supervising Professor: Dr. P. R. Mukund This work will present a more accurate frequency prediction model for single-ended ring oscillators (ROs), case-study comparing different ROs, and design method LC voltage-controlled (LCVCOs) that uses MATLAB script based on analytical equations to output graphical space showing performance characteristics as function parameters. Using this method, trade-offs become clear, the designer can choose which optimize. These methods were used various topologies LCVCOs GlobalFoundries 28 nm HPP CMOS technology, between simulation results. The results from compared well show effectiveness methods. Three varieties 5 GHz voltage controlled designed technology. first is low current dropout regulator (LDO) tuned oscillator with thin oxide devices 0.85 V supply. second high LDO-tuned medium
rit.edu参考文章(25)
Marc Tiebout, Low power VCO design in CMOS ,(2005)
Yannis Tsividis, Operation and modeling of the MOS transistor ,(1987)
J.J. Rael, A.A. Abidi, Physical processes of phase noise in differential LC oscillators custom integrated circuits conference. pp. 569- 572 ,(2000) , 10.1109/CICC.2000.852732
A.A. Abidi, High-frequency noise measurements on FET's with small dimensions IEEE Transactions on Electron Devices. ,vol. 33, pp. 1801- 1805 ,(1986) , 10.1109/T-ED.1986.22743
A. Momtaz, Jun Cao, M. Caresosa, A. Hairapetian, D. Chung, K. Vakilian, M. Green, Wee-Guan Tan, Keh-Chee Jen, I. Fujimori, Yijun Cai, A fully integrated SONET OC-48 transceiver in standard CMOS IEEE Journal of Solid-state Circuits. ,vol. 36, pp. 1964- 1973 ,(2001) , 10.1109/4.972147
Thomas Toifl, Christian Menolfi, Peter Buchmann, Marcel Kossel, Thomas Morf, Martin Schmatz, A small-area voltage regulator with high-bandwidth supply-rejection using a regulated replica in 45nm CMOS SOI asian solid state circuits conference. pp. 157- 160 ,(2008) , 10.1109/ASSCC.2008.4708752
S.B. Anand, B. Razavi, A CMOS clock recovery circuit for 2.5-Gb/s NRZ data IEEE Journal of Solid-state Circuits. ,vol. 36, pp. 432- 439 ,(2001) , 10.1109/4.910482
B. Razavi, A study of phase noise in CMOS oscillators IEEE Journal of Solid-state Circuits. ,vol. 31, pp. 331- 343 ,(1996) , 10.1109/4.494195
J. Savoj, B. Razavi, A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector IEEE Journal of Solid-state Circuits. ,vol. 36, pp. 761- 768 ,(2001) , 10.1109/4.918913
Jong-Wook Jeon, Byung-Gook Park, Hyung-Cheol Shin, Investigation of Thermal Noise Factor in Nanoscale MOSFETs Journal of Semiconductor Technology and Science. ,vol. 10, pp. 225- 231 ,(2010) , 10.5573/JSTS.2010.10.3.225