The evolution of RISC technology at IBM

作者: John Cocke , V. Markstein

DOI: 10.1147/RD.341.0004

关键词:

摘要: This paper traces the evolution of IBM RISC architecture from its origins in 1970s at Thomas J. Watson Research Center to present-day System/6000* computer. The acronym RISC, for Reduced Instruction-Set Computer, is used this describe 801 and subsequent architectures. However, context does not strictly imply a reduced number instructions, but rather set primitives carefully chosen exploit fastest component storage hierarchy provide instructions that can be generated easily by compilers. We how these goals were embodied they have since evolved on basis experience new technologies. effect illustrated with results several benchmark tests CPU performance.

参考文章(17)
D. R. Ditzel, H. R. McLellan, Branch folding in the CRISP microprocessor: reducing branch delay to zero international symposium on computer architecture. pp. 2- 8 ,(1987) , 10.1145/30350.30351
Gregory J. Chaitin, Marc A. Auslander, Ashok K. Chandra, John Cocke, Martin E. Hopkins, Peter W. Markstein, A methodology for the real world Computer Languages. ,vol. 6, pp. 47- 57 ,(1981) , 10.1016/0096-0551(81)90048-5
M. C. Golumbic, V. Rainish, Instruction scheduling beyond basic blocks Ibm Journal of Research and Development. ,vol. 34, pp. 93- 97 ,(1990) , 10.1147/RD.341.0093
P. W. Markstein, Computation of elementary functions on the IBM RISC System/6000 processor Ibm Journal of Research and Development. ,vol. 34, pp. 111- 119 ,(1990) , 10.1147/RD.341.0111
Abraham Peled, John Cocke: The 1987 ACM A.M. Turing Award recipient Communications of the ACM. ,vol. 31, pp. 249- 249 ,(1988) , 10.1145/42392.42393
R. K. Montoye, E. Hokenek, S. L. Runyon, Design of the IBM RISC System/6000 floating-point execution unit Ibm Journal of Research and Development. ,vol. 34, pp. 59- 70 ,(1990) , 10.1147/RD.341.0059
Marc Auslander, Martin Hopkins, An overview of the PL.8 compiler compiler construction. ,vol. 39, pp. 22- 31 ,(1982) , 10.1145/800230.806977
George Radin, The 801 Minicomputer IBM Journal of Research and Development. ,vol. 27, pp. 237- 246 ,(1983) , 10.1147/RD.273.0237