Glitch free clock multiplexing circuit with asynchronous switch control and minimum switch over time
作者： Baher S. Haroun , Tim Foo , Heng-Chih Lin
DOI:
关键词:
摘要: A symmetric glitch free clock multiplexing circuit allows the input to a digital or analog processing unit be switched from one frequency other at any moment during operation, assuming respective clocks themselves are stable. There exist no restrictions on switch control signal synchronous in fashion. This guarantees output and also prevents short cycling of clock. Since all related asynchronous, this further eliminates meta-stability problems. Its symmetrical architecture function with being slow fast vise versa. More importantly, complete over only takes two cycles targeted best case once active is turned off, when switching clock; four target worst
lens.org 参考文章(9)
Markku Ruuskanen, Method and circuit for switching between a pair of asynchronous clock signals ,(1996)
Martin E. Heimann, Glitch-free clock multiplexer ,(1992)
Hemanth G. Kanekal, Narasimha Nookala, Non-glitch clock switching circuit ,(1995)
Vinod Menezes, Rajith Kumar Mavila, Multiplexor generating a glitch free output when selecting from multiple clock signals ,(2001)
Steven C. Maher, Multiple input clock selector ,(1988)
Andre Klindworth, A secure asynchronous clock multiplexer ,(2001)
Rajat Roy, Andy P. Annadurai, Jerry Chun-Jen Kuo, Circuit for switching between different frequency clock domains that are out of phase ,(1996)
Frederic Boutaud, Glitch free clock select switch ,(2001)
Kenneth J. Goodnow, Synchronous clock switching circuit for multiple asynchronous clock source ,(1998)