Physical placement control for an integrated circuit based on state bounds file
作者： Stephen Lewis Moore
DOI:
关键词:
摘要: Various implementations described herein are directed to systems and methods for controlling physical placement of a circuit design. The may extract state groups the design by deriving from each logical hierarchy At level, available points be grouped similarity stored in collection alongside grouping terms. generate bounds file that locations based on extracted terms collection. control using file.
lens.org 参考文章(22)
Wei-Pin Changchien, Shao-Yu Wang, Chun-Cheng Ku, Chin-Chou Liu, Yi-Lin Chuang, Yun-Han Lee, Group bounding box region-constrained placement for integrated circuit design ,(2012)
Marlin Wayne Frederick, Martin Jay Kinkade, Gus Yeung, Method of generating a layout of an integrated circuit comprising both standard cells and at least one memory instance ,(2013)
Anand Arunachalam, Method and apparatus for automatic relative placement generation for clock trees ,(2011)
Wolfgang Roesner, Derek Edward Williams, Method, system and program product providing a configuration specification language having split latch support ,(2003)
William kwei-cheung Lam, Thomas M. McWilliams, Liang T. Chen, Method and apparatus for evaluating logic states of design nodes for cycle-based simulation ,(2002)
Dongxiang Wu, Xinwei Zheng, Anand Arunachalam, Xiaoyan Yang, Mohammad Khan, Mustafa Kamal, Method and Apparatus for Automatic Relative Placement Rule Generation ,(2011)
Neil Korpusik, Keshava I. Satish, Pin toggling using an object oriented programming language ,(2002)
Michael Ruehle, Robert McMillen, Regular expression acceleration engine and processing model ,(2004)
Choi Phaik Chin, Denis Chuan Hu Goh, Interactive simplification of schematic diagram of integrated circuit design ,(2009)
Paul Christopher de Dood, Computer Implemented System and Method for Generating a Layout of a Cell Defining a Circuit Component ,(2014)