作者: Takeshige Kazuaki
DOI:
关键词:
摘要: An information processing apparatus includes a memory; and processor. The processor is configured to execute partitioning predetermined matrix whose values of elements are be generated by operation, into number first submatrices dimension in at least one row direction column multiple block size corresponding registers used for the second that different from submatrices; assigning operation generate each submatrices, threads.