Programmable logic device with array blocks connected via a programmable interconnect array
作者： Robert F. Hartmann , Hock-Chuen So , Stanley John Kopec , Sau-Ching Wong
DOI:
关键词:
摘要: A programmable logic device having a relatively small number of product terms (OE,SETN,P0,P1,P2,INV,ACLK,CLEARN) ("P-terms") feeding each fixed combinatorial (51), and additional "expander" P-terms (EXP1,EXP2) which do not directly feed device. Relatively simple functions can be performed by suitably programming the devices. More complex required expander P-terms, then combining outputs those means another P-term. In addition, interconnect array (60) is provided to allow certain inputs (40) applied any portion device, also at least one devices
google.se 参考文章(14)
Sing Y. Wong, John M. Birkner, Programmable array logic circuit with shared product terms ,(1985)
Claude Anthony Cruz, Johannes Cornelis Vermeulen, Flip-flop programmer using cascaded logic arrays ,(1983)
Jr. Alfred R. Jennings, Minimizing formation damage during gravel pack operations ,(1985)
E. Goetting, S. Revak, Z. Jan, A CMOS electrically reprogrammable ASIC with multi-level random logic capabilities international solid-state circuits conference. pp. 244- 245 ,(1986) , 10.1109/ISSCC.1986.1156901
Yiu-Fai Chan, Hock Chuen So, Robert J. Frankovich, Sau-Ching Wong, Robert F. Hartman, Jung-Shing Ou, A programmable macrocell using EPROM or EEPROM transistors for architecture control in programmable logic circuits ,(1986)
Hua-Thye Chua, John M. Birkner, Programmable array logic circuit ,(1977)
Ralph F Spencer, Programmable sequential logic ,(1969)
Kerry S. Veenstra, Programmable logic storage element for programmable logic devices ,(1986)
Robert F. Hartmann, Yiu-Fai Chan, Sau-Ching Wong, Jung-Hsing Ou, Programmable logic array device using EPROM technology ,(1985)
Napoleone Cavlan, Field-programmable logic device with programmable foldback to control number of logic levels ,(1985)