DCT implementation with distributed arithmetic
作者： Sungwook Yu , E.E. Swartziander
DOI: 10.1109/12.954513
关键词:
摘要: This paper presents an efficient method for implementing the Discrete Cosine Transform (DCT) with distributed arithmetic. While conventional approaches use original DCT algorithm or even-odd frequency decomposition of algorithm, proposed architecture uses recursive and requires less area than approaches, regardless memory reduction techniques employed in ROM Accumulators (RACs). An scaled arithmetic is also proposed. The new even while keeping same structural regularity easy VLSI implementation. A comparison synthesized processors shows that reduces hardware regular by 17 percent 23 percent, respectively, relative to a design. With row-column method, architectures can be easily extended compute two-dimensional required many image compression applications such as HDTV.
acm.org
computer.org 
sci-hub.se 参考文章(15)
S. Wolter, A. Schubert, H. Matz, R. Laur, On the comparison between architectures for the implementation of distributed arithmetic 1993 IEEE International Symposium on Circuits and Systems. pp. 1829- 1832 ,(1993) , 10.1109/ISCAS.1993.394102
Byeong Lee, A new algorithm to compute the discrete cosine Transform IEEE Transactions on Acoustics, Speech, and Signal Processing. ,vol. 32, pp. 1243- 1245 ,(1984) , 10.1109/TASSP.1984.1164443
Wayne P. Burleson, Louis L. Scharf, A VLSI design methodology for distributed arithmetic Journal of VLSI signal processing systems for signal, image and video technology. ,vol. 2, pp. 235- 252 ,(1991) , 10.1007/BF00925468
Hsieh Hou, A fast recursive algorithm for computing the discrete cosine transform IEEE Transactions on Acoustics, Speech, and Signal Processing. ,vol. 35, pp. 1455- 1461 ,(1987) , 10.1109/TASSP.1987.1165060
Hsieh-Sheng Hou, Recursive scaled DCT Proceedings of SPIE. ,vol. 1567, pp. 402- 412 ,(1991) , 10.1117/12.50865
Kyeounsoo Kim, Soon H. Jang, Soon H. Kwon, Kyung S. Son, Improvement of VLSI architecture for two-dimensional discrete cosine transform and its inverse visual communications and image processing. ,vol. 2727, pp. 1017- 1026 ,(1996) , 10.1117/12.233318
M.-H. Sheu, J.-Y. Lee, J.-F. Wang, A.-N. Suen, L.-Y. Liu, A high throughput-rate architecture for 8*8 2D DCT 1993 IEEE International Symposium on Circuits and Systems. pp. 1587- 1590 ,(1993) , 10.1109/ISCAS.1993.394041
Takeshi Agui, Masayuki Nakajima, Yukihiro Arai, A Fast DCT-SQ Scheme for Images IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. ,vol. 71, pp. 1095- 1097 ,(1988)
S.A. White, Applications of distributed arithmetic to digital signal processing: a tutorial review IEEE Assp Magazine. ,vol. 6, pp. 4- 19 ,(1989) , 10.1109/53.29648
S. Uramoto, Y. Inoue, A. Takabatake, J. Takeda, H. Yamashita, H. Terane, M. Yoshimoto, A 100-MHz 2-D discrete cosine transform core processor IEEE Journal of Solid-state Circuits. ,vol. 27, pp. 492- 499 ,(1992) , 10.1109/4.126536