Cubical notation for computer-aided processing of multiple-valued switching functions

作者: Peter T. Cheung , Stephen Y.H. Su

DOI: 10.5555/800111.803583

关键词:

摘要: In this tutorial paper, cubical notation is introduced for representing multiple-valued switching functions. Various advantages of the over other conventional representations are pointed out. The presented in a step-by-step manner and with many different variations. It general enough to represent any Representation input output conditions using strings binary digits given. Examples given show one-to-one correspondence between map representation basic set operators manipulating arrays cubes Experience on computer implementation notations reported trade-offs execution time, memory spaces programming effort

参考文章(11)
Peter T. Cheung, Identification of different functional properties of multiple valued switching functions international symposium on multiple-valued logic. pp. 74- 78 ,(1976) , 10.5555/800111.803590
C.M. Allen, D.D. Givone, A Minimization Technique for Multiple-Valued Logic Systems IEEE Transactions on Computers. ,vol. C-17, pp. 182- 184 ,(1968) , 10.1109/TC.1968.227407
E. J. McCluskey, Minimization of Boolean Functions* Bell System Technical Journal. ,vol. 35, pp. 1417- 1444 ,(1956) , 10.1002/J.1538-7305.1956.TB03835.X
Pierre Tison, Generalization of Consensus Theory and Application to the Minimization of Boolean Functions IEEE Transactions on Electronic Computers. ,vol. EC-16, pp. 446- 456 ,(1967) , 10.1109/PGEC.1967.264648
J. Paul Roth, Algebraic topological methods for the synthesis of switching systems. I Transactions of the American Mathematical Society. ,vol. 88, pp. 301- 326 ,(1958) , 10.1090/S0002-9947-1958-0097285-0
Yueh-Hsung Su, D.L. Dietmeyer, Computer Reduction of Two-Level, Multiple-Output Switching Circuits IEEE Transactions on Computers. ,vol. 18, pp. 58- 63 ,(1969) , 10.1109/T-C.1969.222525
Donald L. Dietmeyer, Peter R. Schneider, Identification of Symmetry, Redundancy and Equivalence of Boolean Functions IEEE Transactions on Electronic Computers. ,vol. 16, pp. 804- 817 ,(1967) , 10.1109/PGEC.1967.264726
Mitchell P. Marcus, The Detection and Identification of Symmetric Switching Functions with the Use of Tables of Combinations Ire Transactions on Electronic Computers. ,vol. 5, pp. 237- 239 ,(1956) , 10.1109/TEC.1956.5219959
Thomas C. Bartee, Computer Design of Multiple-Output Logical Networks Ire Transactions on Electronic Computers. ,vol. 10, pp. 21- 30 ,(1961) , 10.1109/TEC.1961.5219148
W. V. Quine, A Way to Simplify Truth Functions American Mathematical Monthly. ,vol. 62, pp. 627- 631 ,(1955) , 10.1080/00029890.1955.11988710