HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects

作者: Kevin Skadron , Karthik Sankaranarayanan , Dharmesh Parikh , Mircea Stan , Yan Zhang

DOI:

关键词:

摘要: This report introduces HotLeakage, an architectural model for subthreshold and gate leakage that we have developed here at the University of Virginia. The most important features HotLeakage are explicit inclusion temperature, voltage, leakage, parameter variations, ability to recalculate currents dynamically as temperature voltage change due operating conditions, DVS techniques, etc. provides default settings 180nm through 70nm technologies modeling cache register files, a simple interface selecting alternate values alternative microarchitecture structures. It also models several extant control with adding further techniques. is currently semi-independent module use SimpleScalar, but sufficiently modular it should be fairly easy port other simulators. Because sub-threshold exponentially dependent on because growing so rapidly, variations can profound effect simulation accuracy, hope will serve useful tool microarchitects more accurately evaluate issues related power. available download athttp://lava.cs.virginia.edu/HotLeakage

参考文章(24)
Tarek Abdelzaher, Kevin Skadron, Karthik Sankaranarayanan, Sivakumar Velusamy, Dharmesh Parikh, Adaptive Cache Decay using Formal Feedback Control ,(2002)
A. Keshavarzi, K. Roy, C.F. Hawkins, Intrinsic leakage in low power deep submicron CMOS ICs international test conference. pp. 146- 155 ,(1997) , 10.1109/TEST.1997.639607
Koji Nii, Hiroshi Makino, Yoshiki Tujihashi, Chikayoshi Morishima, Yasushi Hayakawa, Hiroyuki Nunogami, Takahiko Arakawa, Hisanori Hamano, A low power SRAM using auto-backgate-controlled MT-CMOS international symposium on low power electronics and design. pp. 293- 298 ,(1998) , 10.1145/280756.280939
Doug Burger, Todd M. Austin, The SimpleScalar tool set, version 2.0 ACM Sigarch Computer Architecture News. ,vol. 25, pp. 13- 25 ,(1997) , 10.1145/268806.268810
D. Brooks, M. Martonosi, Dynamic thermal management for high-performance microprocessors high performance computer architecture. pp. 171- 182 ,(2001) , 10.1109/HPCA.2001.903261
K. Skadron, T. Abdelzaher, M.R. Stan, Control-theoretic techniques and thermal-RC modeling for accurate and localized dynamic thermal management high-performance computer architecture. pp. 17- 28 ,(2002) , 10.1109/HPCA.2002.995695
David Brooks, Vivek Tiwari, Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations international symposium on computer architecture. ,vol. 28, pp. 83- 94 ,(2000) , 10.1145/339647.339657
Sandhya Dwarkadas, Volkan Kursun, David H. Albonesi, Steven Dropsho, Eby G. Friedman, Managing static leakage energy in microprocessor functional units international symposium on microarchitecture. pp. 321- 332 ,(2002) , 10.5555/774861.774896
Mark C. Toburen, Thomas M. Conte, Eric Rotenberg, Huiyang Zhou, Adaptive Mode Control: A Static-Power-Efficient Cache Design international conference on parallel architectures and compilation techniques. pp. 61- 70 ,(2001) , 10.5555/645988.674162
Stefanos Kaxiras, Zhigang Hu, Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power international symposium on computer architecture. ,vol. 29, pp. 240- 251 ,(2001) , 10.1145/379240.379268