Power regulator circuitry for programmable logic device memory elements
作者： William Bradley Vest , Ping-Chen Liu , Thien Le
DOI:
关键词:
摘要: Power regulator circuitry for programmable memory elements on logic device integrated circuits is provided. The may each include a storage element formed from cross-coupled inverters and an address transistor. Address drivers be used to supply signals the transistors. power circuit that produces time-varying voltage provide voltages in elements. Unity gain buffers distribute reference bandgap circuits. use dividers p-channel metal-oxide-semiconductor control
lens.org 参考文章(20)
Roger A. Haken, Bistable logic device using trench transistors ,(1991)
Charles R. Erickson, Alok Mehrotra, Circuit for testing pumped voltage gates in a programmable gate array ,(1996)
Lin-Shih Liu, Toan D. Do, Mark T. Chan, Volatile memory elements with elevated power supply levels for programmable logic device integrated circuits ,(2008)
John E. Turner, Wilson Wong, Rakesh H. Patel, John D. Lam, Circuitry for a low internal voltage integrated circuit ,(1997)
John E. Turner, Wilson Wong, Rakesh H. Patel, John D. Lam, Programmable logic with lower internal voltage circuitry ,(2003)
Bahram Ahanin, L. Todd Cope, Richard G. Cliff, Cameron R. McClintock, James A. Watson, William Leong, Joseph Huang, Programmable logic array integrated circuits ,(1993)
Lin-Shih Liu, Method and apparatus to power down unused configuration random access memory cells ,(2005)
Robert A. Olah, Voltage down converter for multiple voltage levels ,(1998)
Koichiro Ishibashi, Kenichi Osada, Masanao Yamaoka, Semiconductor memory device with memory cells operated by boosted voltage ,(2007)
Lin-Shih Liu, Mark T. Chan, Preset and reset circuitry for programmable logic device memory elements ,(2006)