A framework for object oriented hardware specification, verification, and synthesis

摘要: We describe two things. First, we present a uniform framework for object oriented specification and verification of hardware. For this purpose the language “e” is introduced along with powerful run-time environment that enables designer to perform task. Second, an synthesis enhances its dedicated into specification, verification, synthesis. The usability our approach demonstrated by real-world examples.