Theoretical Analysis of Highly Linear Tunable Filters Using Switched-Resistor Techniques
作者： A. Jiraseree-amornkun , A. Worapishet , E. Klumperink , B. Nauta , W. Surakampontorn
关键词:
摘要: In this paper, an in-depth analysis of switched-resistor (S-R) techniques for implementing low-voltage low-distortion tunable active-RC filters is presented. The S-R make use switch(es) with duty-cycle-controlled clock(s) to achieve tunability the effective resistance and, hence, RC time constant. characteristics two networks utilizing one set (S-1R) and sets (S-2R) switch resistor combinations are analyzed. It will be shown that S-2R network outperforms S-1R counterpart in terms finite-slew-rate-induced distortion, frequency translation, noise performance. order extend tuning range, bank scheme also described. theoretical was verified by experiment on a 100-kHz first-order filter prototype, implemented using discrete elements, where several advantages over demonstrated. Simulations 10-MHz low-pass based standard 0.18- mum CMOS process included performance comparison practical on-chip implementations.
utwente.nl
narcis.nl参考文章(21)
W. Redman-White, D.M.W. Leenaerts, 1/f noise in passive CMOS mixers for low and zero IF integrated receivers european solid-state circuits conference. pp. 41- 44 ,(2001)
M. Dessouky, A. Kaiser, Very low-voltage digital-audio /spl Delta//spl Sigma/ modulator with 88-dB dynamic range using local switch bootstrapping IEEE Journal of Solid-state Circuits. ,vol. 36, pp. 349- 355 ,(2001) , 10.1109/4.910473
David Vallancourt, Yannis P Tsividis, None, Timing-controlled fully programmable analogue signal processors using switched continuous-time filters IEEE Transactions on Circuits and Systems. ,vol. 35, pp. 947- 954 ,(1988) , 10.1109/31.1841
Yannis Tsividis, None, Signal processors with transfer function coefficients determined by timing IEEE Transactions on Circuits and Systems. ,vol. 29, pp. 807- 817 ,(1982) , 10.1109/TCS.1982.1085106
Mihai Banu, Yannis Tsividis, None, An elliptic continuous-time CMOS filter with on-chip automatic tuning IEEE Journal of Solid-state Circuits. ,vol. 20, pp. 1114- 1121 ,(1985) , 10.1109/JSSC.1985.1052448
YP Tsividis, None, A fully programmable sampled-data analog CMOS filter with transfer-function coefficients determined by timing IEEE Journal of Solid-State Circuits. ,vol. 22, pp. 1022- 1030 ,(1987) , 10.1109/JSSC.1987.1052851
A.M. Abo, P.R. Gray, A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter IEEE Journal of Solid-state Circuits. ,vol. 34, pp. 599- 606 ,(1999) , 10.1109/4.760369
A. Jiraseree-Amornkun, A. Worapishet, E.A.M. Klumperink, B. Nauta, W. Surakampontorn, Slew rate induced distortion in switched-resistor integrators international symposium on circuits and systems. pp. 2485- 2488 ,(2006) , 10.1109/ISCAS.2006.1693127
A.M. Durham, J.B. Hughes, W. Redman-White, Circuit architectures for high linearity monolithic continuous-time filtering IEEE Transactions on Circuits and Systems Ii: Analog and Digital Signal Processing. ,vol. 39, pp. 651- 657 ,(1992) , 10.1109/82.193320
E. Bidari, M. Keskin, F. Maloberti, U. Moon, J. Steensgaard, G.C. Temes, Low-voltage switched-capacitor circuits international symposium on circuits and systems. ,vol. 2, pp. 49- 52 ,(1999) , 10.1109/ISCAS.1999.780616