Design Optimization with Automated Flex-Cell Creation
作者： Debashis Bhattacharya , Vamsi Boppana
关键词:
摘要: … “correct” choice of flex-cell mapping (to … flex-cell based optimization and other important issues like physical design information, need to be addressed. Preliminary results using flex-cell …
springer.com
sci-hub.se 参考文章(23)
A. I. Reis, R. Reis, D. Auvergne, M. Robert, Library Free Technology Mapping Springer, Boston, MA. pp. 303- 314 ,(1997) , 10.1007/978-0-387-35311-1_25
J. P. Fishburn, A. E. Dunlop, TILOS: A posynomial programming approach to transistor sizing international conference on computer aided design. pp. 295- 302 ,(2003) , 10.1007/978-1-4615-0292-0_23
M. Kanecko, Jialin Tian, Concurrent cell generation and mapping for CMOS logic circuits asia and south pacific design automation conference. pp. 247- 252 ,(1997) , 10.1109/ASPDAC.1997.600134
K. Taki, A survey for pass-transistor logic technologies-recent researches and developments and future prospects asia and south pacific design automation conference. pp. 223- 226 ,(1998) , 10.1109/ASPDAC.1998.669450
C.-P.L. Liu, J.A. Abraham, Transistor level synthesis for static CMOS combinational circuits Proceedings Ninth Great Lakes Symposium on VLSI. pp. 172- 175 ,(1999) , 10.1109/GLSV.1999.757403
Naveed A. Sherwani, Algorithms for VLSI Physical Design Automation ,(1993)
Akers, Binary Decision Diagrams IEEE Transactions on Computers. ,vol. 27, pp. 509- 516 ,(1978) , 10.1109/TC.1978.1675141
S. Bodapati, F.N. Najm, Prelayout estimation of individual wire lengths IEEE Transactions on Very Large Scale Integration Systems. ,vol. 9, pp. 943- 958 ,(2001) , 10.1109/92.974908
Bryant, Graph-Based Algorithms for Boolean Function Manipulation IEEE Transactions on Computers. ,vol. 35, pp. 677- 691 ,(1986) , 10.1109/TC.1986.1676819
A. Jain, V. Boppana, R. Mukherjee, J. Jain, M. Fujita, M. Hsiao, Testing, verification, and diagnosis in the presence of unknowns vlsi test symposium. pp. 263- 269 ,(2000) , 10.1109/VTEST.2000.843854