Multiple clock domain debug capability
作者： Scott P. Nixon , Eric M. Rentschler
DOI:
关键词:
摘要: An integrated circuit with debug capability includes a first packer and synchronizer to combine multiple number of values trigger signal received from form packed output synchronized in response clock signal, the being synchronous source logic gate provide indicative whether any is state, state machine responsive selectively action signal.
lens.org 参考文章(84)
Alexander Peleg, Uri Weiser, Dynamic flow instruction cache memory organized around trace segments independent of virtual address line ,(1994)
Daryl Wayne Bradley, Sheldon James Woodhouse, Andrew Brookfield Swaine, Trace source correlation in a data processing apparatus ,(2003)
Douglas M. Carmean, John Crawford, Method of monitoring system bus traffic by a CPU operating with reduced power ,(1994)
Yung-Hsiang Lee, Method and apparatus for reducing instruction pipeline stalls ,(2003)
Jason T. Nearing, Zheng Xu, Suraj Bhaskaran, Richard G. Collins, Trace messaging device and methods thereof ,(2009)
Akira Katsuno, Sunil W. Savkar, Michael C. Shebanow, Superscalar processor with multiple register windows and speculative return address generation ,(1995)
James Newman Chen, Christopher Verton Lenfest, Key based cluster log coalescing ,(2011)
Jaegeun Yun, Hyunuk Jung, Bub-chul Jeong, Junhyung Um, Sunghoon Shim, Sung-min Hong, Bandwidth synchronization circuit and bandwidth synchronization method ,(2010)
David S. Christie, Microprocessor with built-in instruction tracing capability ,(1997)
Brent Cameron Beardsley, Joe Edward Smothers, William Griswold Sherman, Carl Evan Jones, Conducting traces in a computer system attachment network ,(1999)