Variation Resistant MOSFETs with Superior Epitaxial Properties

作者: Ashok K. Kapoor , Asen Asenov

DOI:

关键词:

摘要: Variation resistant metal-oxide-semiconductor field effect transistors (MOSFET) are manufactured using a high-K, metal-gate ‘channel-last’ process. Between spacers formed over well area having separate drain and source areas, recess in the underlying is crystallographic etch to provide [111] boundaries adjacent regions. An ion implant step localized by cavity results increase well-doping directly beneath recess. Within recess, an active region un-doped or lightly doped epitaxial layer, deposited at very low temperature. A high-K dielectric stack which metal gate within boundaries.

参考文章(53)
Moon Gyu Jang, Seong Jae Lee, Woo Seok Cheong, Schottky barrier transistor and method of manufacturing the same ,(2003)
Khalid EzzEldin Ismail, Frank Cardone, Jack Oon Chu, Abrupt "delta-like" doping in Si and SiGe films by UHV-CVD ,(2006)
Amitava Chatterjee, Richard A. Chapman, Syed Suhail Murtaza, Disposable gate/replacement gate MOSFETS for sub-0.1 micron gate length and ultra-shallow junctions ,(1998)
Geoffrey Richard QinetiQ Limited Nash, John Henry QinetiQ Limited Jefferson, Keith James Nash, Method for fabricating lateral semiconductor device ,(2005)
Dale L. Partin, Joseph P. Heremans, Christopher M. Thrush, Rare earth slab doping of group III-V compounds ,(1992)
Theodorus E. Standaert, Kangguo Cheng, Shom Ponoth, Tenko Yamashita, Balasubramanian S. Haran, Method and structure for low resistive source and drain regions in a replacement metal gate process flow ,(2011)