Interleaved sensing system for FIFO and burst-mode memories
作者： Barry A. Hoberman , Stuart T. Auvinen
DOI:
关键词:
摘要: An interleaved sensing system for decreasing the read access time in a sequential memory includes array formed of plurality cells storing data. The are arranged odd columns and even columns. Sensing means provided interleaving stored data with output buffer is coupled to generating representing alternately during alternate cycles.
lens.org 参考文章(3)
Abid Asghar, James R. Donnell, Product term sharing/allocation in an EPROM array ,(1987)
M. Kumanoya, K. Fujishima, H. Miyatake, Y. Nishimura, K. Saito, T. Matsukawa, T. Yoshihara, T. Nakano, A reliable 1-Mbit DRAM with a multi-bit-test mode IEEE Journal of Solid-state Circuits. ,vol. 20, pp. 909- 913 ,(1985) , 10.1109/JSSC.1985.1052414
Atsushi Takasugi, Data I/O circuit with higher integration density for DRAM ,(1985)