Power-efficient partially-adaptive routing in on-chip mesh networks

作者: M. Jalili , J. Bourgeois , H. Sarbazi-Azad

DOI: 10.1109/ISOCC.2016.7799735

关键词:

摘要: The mesh network-on-chip (MNoC) is the most popular inter-processor communication infrastructures used in modern on-chip systems. Although many routing algorithms have been developed for MNoCs but almost all of them give better performance cost more complexity (more virtual channels) and hence extra power consumption. In this paper, we propose a partially adaptive algorithm meshes that requires no channels to ensure deadlock freedom. Simulation experiments show proposed method provides good while using less

参考文章(6)
Jose Duato, Sudhakar Yalamanchili, Ni Lionel, Interconnection Networks: An Engineering Approach Interconnection Networks: An Engineering Approach (second edition). ,(1997)
J. Duato, A new theory of deadlock-free adaptive routing in wormhole networks IEEE Transactions on Parallel and Distributed Systems. ,vol. 4, pp. 1320- 1331 ,(1993) , 10.1109/71.250114
Li-Shiuan Peh, W.J. Dally, A delay model for router microarchitectures IEEE Micro. ,vol. 21, pp. 26- 34 ,(2001) , 10.1109/40.903059
A. Nayebi, S. Meraji, A. Shamaei, H. Sarbazi-Azad, XMulator: A Listener-Based Integrated Simulation Platform for Interconnection Networks asia international conference on modelling and simulation. pp. 128- 132 ,(2007) , 10.1109/AMS.2007.112
Fatemeh Aghaaliakbari, Mohaddeseh Hoveida, Mohammad Arjomand, Majid Jalili, Hamid Sarbazi-Azad, Efficient processor allocation in a reconfigurable CMP architecture for dark silicon era 2016 IEEE 34th International Conference on Computer Design (ICCD). pp. 336- 343 ,(2016) , 10.1109/ICCD.2016.7753298