Method and apparatus for testing a memory
作者： Hidetada Fukunaka
DOI:
关键词:
摘要: Method and apparatus for testing a memory mounted on an information processing system which includes processor at least one device. The device has built-in test capability. In the system, using capability is combined with additional normal write/read operation of performed by unit. While over entire addresses, limited addresses.
lens.org 参考文章(7)
Tadashi Yamaura, Kiyoshi Matsubara, Semiconductor integrated circuit device with built-in arrangement for memory testing ,(1986)
O Patent Division Furuyama, Kenji C, O Patent Division Natori, Tohru C, Semiconductor memory device with a self-testing function ,(1987)
George Edwin Hack, Memory self-test ,(1990)
Kazumi Hatayama, Terumine Hayashi, Memory incorporating logic lsi and method for testing the same lsi ,(1988)
David F. Naren, Thomas S. Wong, Aloysius T. Tam, David Wang, James L. Michelsen, Tag buffer with testing capability ,(1987)
Naoki Katanosaka, Semiconductor memory device with a built-in test circuit ,(1986)
Hans Ontrop, Cormac O'Connell, Betty Prince, Peter H. Voss, Roelof Salters, Cathal G. Phelan, Thomas J. Davies, Leonardus C. M. G. Pfennings, Static memory unit having a plurality of test modes, and computer equipped with such units ,(1988)