Using in-flight chains to build a scalable cache coherence protocol

作者: Samantika Subramaniam , Simon C. Steely , Will Hasenplaugh , Aamer Jaleel , Carl Beckmann

DOI: 10.1145/2541228.2541235

关键词:

摘要: As microprocessor designs integrate more cores, scalability of cache coherence protocols becomes a challenging problem. Most directory-based avoid races by using blocking tag directories that can impact the performance parallel applications. In this article, we first quantitatively demonstrate state-of-the-art significantly constrain throughput at large core counts for several Nonblocking address concern expense in interconnection network or required resource overheads. To concern, enhance nonblocking directory migrating point service responses. Our approach uses in-flight chains cores making memory requests to incorporate while maintaining high-throughput. The proposed protocol called chained coherence, outperform up 20p on scientific and 12p commercial It also has low overheads simple ordering requirements it both high-performance scalable protocol. Furthermore, provide solution building hierarchical as well optimize communication latencies.

参考文章(45)
Ross Evan Johnson, Extending the scalable coherent interface for large-scale shared-memory multiprocessors University of Wisconsin at Madison. ,(1993)
Ramakrishnan Rajamony, Kenneth Lee Wright, Hazim Shafi, Derek Edward Williams, Chained cache coherency states for sequential non-homogeneous access to a cache line with outstanding data response ,(2005)
David L. Dill, The Murphi Verification System computer aided verification. pp. 390- 393 ,(1996)
Richard L. Graham, Galen Shipman, MPI Support for Multi-core Architectures: Optimized Shared Memory Collectives Recent Advances in Parallel Virtual Machine and Message Passing Interface. pp. 130- 140 ,(2008) , 10.1007/978-3-540-87475-1_21
Deborah A. Wallach, PHD: A Hierarchical Cache Coherent Protocol Massachusetts Institute of Technology. ,(1992)
Jaswinder Pal Singh, Wolf-Dietrich Weber, Anoop Gupta, SPLASH: Stanford parallel applications for shared-memory ACM Sigarch Computer Architecture News. ,vol. 20, pp. 5- 44 ,(1992) , 10.1145/130823.130824
E. Hagersten, M. Koster, WildFire: a scalable path for SMPs high-performance computer architecture. pp. 172- 181 ,(1999) , 10.1109/HPCA.1999.744361
Stefanos Kaxiras, Georgios Keramidas, SARC Coherence: Scaling Directory Cache Coherence in Performance and Power IEEE Micro. ,vol. 30, pp. 54- 65 ,(2010) , 10.1109/MM.2010.82
Yeong-Chang Maa, Dhiraj K. Pradhan, Dominique Thiebaut, Two economical directory schemes for large-scale cache coherent multiprocessors ACM Sigarch Computer Architecture News. ,vol. 19, pp. 10- ,(1991) , 10.1145/379189.379198
Stefanos Kaxiras, James R. Goodman, The GLOW cache coherence protocol extensions for widely shared data international conference on supercomputing. pp. 35- 43 ,(1996) , 10.1145/237578.237583