Fork-like memory structure for ULSI DRAM
作者： Manny Kin F. Ma , Aaron Schoenfeld
DOI:
关键词:
摘要: A masking and etching technique during the formation of a memory cell capacitor which simultaneously separates storage poly into individual nodes etches recesses increase surface area thereby capacitance completed without additional processing steps.
google.com.sa 参考文章(38)
Masanobu Zenke, Hirohito Watanabe, Toshiyuki Hirota, Shuji Fujiwara, Fumiki Aiso, Capacitor incorporated in semiconductor device having a lower electrode composed of multi-layers or of graded impurity concentration ,(1997)
Darwin A. Clampitt, Cell capacitors, memory cells, memory arrays, and method of fabrication ,(1997)
Cheng-Han Huang, Water Lur, Method for making capacitor for use in DRAM cell using triple layers of photoresist ,(1994)
Ritu Shrivastava, Chitranjan N. Reddy, DRAM cell having storage capacitor contact self-aligned to bit lines and word lines ,(1996)
Young J. Park, Method for fabricating a capacitor for a dynamic random access memory cell ,(1994)
Shye-Lin Wu, Dram cell with a multiple mushroom-shaped capacitor ,(1997)
Horng-Huei Tseng, Semiconductor memory device having an E-shaped storage node ,(1996)
Fang-Ching Chao, Semiconductor memory device having tree-type capacitor ,(1996)
Young K. Jun, Sa K. Ra, Hyun H. Seo, Sung C. Kim, Jun K. Kim, Dong W. Kim, Methods of patterning and manufacturing semiconductor devices ,(1992)