Automatic deadlock detection and avoidance in a system interconnect by capturing internal dependencies of ip cores using high level specification

作者: Sundari Mitra , Mahmud Hassan , Sailesh Kumar , Joji Philip , Joseph Rowlands

DOI:

关键词:

摘要: Systems and methods for automatically building a deadlock free inter-communication network in multi-core system are described. The example implementations described herein involve high level specification to capture the internal dependencies of various cores, using it along with user specified traffic profile detect protocol deadlocks system. When all detected resolved or no such present, messages between cores may be mapped interconnect channels deadlocks. Detected then avoided by re-allocation channel resources. An implementation dependency avoidance scheme is presented on Network-on-chip interconnects large scale system-on-chips.

参考文章(94)
Tomoki Ishii, Atsushi Yoshida, Takao Yamaguchi, Network monitoring device, bus system monitoring device, method and program ,(2009)
Ren-Song Tsay, Tung-Chieh Chen, Wai-Kei Mak, Sheng-Hsiung Chen, Fong-Yuan Chang, Systems and methods for designing and making integrated circuits with consideration of wiring demand ratio ,(2010)
Parsotam T Patel, Jeannette N Sutherland, Joseph T Rahmeh, Sharad Mehrotra, Enhanced Routing Grid System And Method ,(2008)
Eric Norige, Sundari Mitra, Mahmud Hassan, Sailesh Kumar, Joji Philip, ASYMMETRIC MESH NoC TOPOLOGIES ,(2013)
Ruchir Puri, Haoxing Ren, Xiaoping Tang, Minsik Cho, Hua Xiang, Matthew Mantell Ziegler, Relative ordering circuit synthesis ,(2012)
Massimo Ravasi, Marco Heddes, Suvhasis Mukhopadhyay, Michael Singngee Yeo, System-On-a-Chip and Multi-Chip Systems Supporting Advanced Telecommunication Functions ,(2008)
Ze'ev Wurman, Zvi Or-Bach, 3D integrated circuit with logic ,(2010)
Zhuo Li, Gi-Joon Nam, Michael Anthony Kazda, Ying Zhou, Timing refinement re-routing ,(2012)