System and method for providing an address cache for memory map learning
作者： Riccardo Badalone , Michael L. Takefman , Maher Amer
DOI:
关键词:
摘要: A system for interfacing with a co-processor or input/output device is disclosed. According to one embodiment, the provides one-hot address cache comprising plurality of addresses and host interface memory controller system. Each has bit width. The configured store data associated corresponding in an space provide during map learning process. comprises zero width non-zero width, each only
lens.org 参考文章(16)
Scott Milton, Chi-She Chen, Jeffrey C. Solomon, Jayesh Bhakta, Data transfer scheme for non-volatile memory module ,(2012)
Jayesh R. Bhakta, Soonju Choi, Hyun Lee, Memory board with self-testing capability ,(2009)
Seiji Horii, Daisuke Murakami, Tetsuji Kishi, Takahide Baba, Yoshiharu Watanabe, Yuji Takai, Resource management device ,(2003)
KehShehn Lu, Scrambler, de-scrambler, and related method ,(2003)
Jayesh Bhakta, Scott Milton, Chi-She Chen, Jeffrey C. Solomon, Non-volatile memory module ,(1994)
Suresh Chemudupati, William Halleck, Kiran Vemula, Gary Y. Tsao, Nai-chih Chang, Ankit Parikh, Victor Lau, Pak-Lung Seto, DMA completion processing mechanism ,(2005)
Hyun Lee, Jayesh R. Bhakta, System and method utilizing distributed byte-wise buffers on a memory module ,(2010)
Donald Smelser, Charles Cassidy, Paul Kemp, Solid state disk memory using storage devices with defects ,(1994)
Peter Geiger, Thomas A. Dye, II Manuel J. Alvarez, System and method for recognizing and configuring devices embedded on memory modules ,(2001)
Dale John Shidla, Ken Gary Pomaranski, Andy Harvey Barr, Memory scrubbing logic ,(2003)