Cache with selective write allocation
作者： Dominique D'Inverno , Gerard Chauvel , Maija Kuusela
DOI:
关键词:
摘要: A digital system and method of operation is provided in which several processors (590 n) are connected to a shared cache memory resource (500). translation lookaside buffer (TLB) (310 receive request virtual address from each respective processor. set regions (pages) defined within an space back-up associated with the write allocation on page basis. Each TLB has entries that correspond pages entry provides allocate attribute (550) for space. During system, software programs executed transactions performed. signal transaction request. In this manner, responsive value bit assigned region includes Write performed generally accordance signal. However, policy circuitry (560) also operates refine allocation. Thus, such selective manner first state always second state.
google.de 参考文章(7)
Paul R. Pierce, Anthony M. Zilka, Cache control which inhibits snoop cycles if processor accessing memory is the only processor allowed to cache the memory location ,(1995)
Norman Paul Jouppi, Memory system and method for selective multi-level caching using a cache level code ,(1996)
Adalberto Golbert, Itzik Silas, Robert L. Farrell, Peter D. MacWilliams, Second level cache controller unit and system ,(1994)
Steven W. Tomashot, David W. Bondurant, Jim L. Rogers, Kenneth J. Mobley, Oscar Frederick Jones, Cached synchronous DRAM architecture having a mode register programmable cache policy ,(1999)
Edward S. Zager, Gregory S. Mathews, Cache memory hierarchy having a large write through first level that allocates for CPU read misses only and a small write back second level that allocates for CPU write misses only ,(1991)
Takeki Osanai, Kyle Tsukamoto, Johnny K. Szeto, Load/store instruction control circuit of microprocessor and load/store instruction control method ,(2000)