eMIPS, A Dynamically Extensible Processor

作者: Alessandro Forin , Neil Pittman , Richard Neil Pittman , Nathaniel L. Lynch

DOI:

关键词:

摘要: The eMIPS architecture can realize the performance benefits of application-specific hardware optimizations in a general-purpose, multi-user system environment using dynamically extensible processor architecture. It allows multiple secure Extensions to load and plug into stages pipelined data path, thereby extending core instruction set microprocessor. also be used on-chip peripherals if area permits even cores. new functionality exploited by patching binaries existing applications, without requiring any changes compilers. A working FPGA prototype flexible simulation demonstrate speedups 2x-3x on applications that include games, realtime programs SPEC2000 integer benchmarks. is first realized workstation based entirely safe for general purpose, applications. By exposing individual not previously possible. This includes permitting coherent accesses memory from within an Extension, optimizing multi-branched blocks, throwing precise restartable exceptions Extension.

参考文章(66)
Alexandros G. Fragkiadakis, Nikolaos G. Bartzoudis, David J. Parish, Mark Sandford, Jose Luis Nunez, Reconfigurable computing and active networks Engineering of Reconfigurable Systems and Algorithms. pp. 280- 283 ,(2003)
W Böhm, Jeffrey Hammes, B Draper, Monica Chawathe, Charlie Ross, Robert Rinker, W Najjar, None, Mapping a Single Assignment Programming Language to Reconfigurable Systems The Journal of Supercomputing. ,vol. 21, pp. 117- 130 ,(2002) , 10.1023/A:1013623303037
Alessandro Forin, Nathaniel L. Lynch, Richard F. Rashid, Software support for dynamically extensible processors ,(2006)
Wei Li, D.K. Banerji, Routability prediction for hierarchical FPGAs great lakes symposium on vlsi. pp. 256- 259 ,(1999) , 10.1109/GLSV.1999.757428
Sergej Sawitzki, Steffen Köhler, Rainer G. Spallek, Prototyping Framework for Reconfigurable Processors field programmable logic and applications. pp. 6- 16 ,(2001) , 10.1007/3-540-44687-7_2
D. Maydan, C. Rowen, Automated processor generation for system-on-chip european solid-state circuits conference. pp. 464- 469 ,(2001)
Marlene Wan, Hui Zhang, Varghese George, Martin Benes, Arthur Abnous, Vandana Prabhu, Jan Rabaey, Design Methodology of a Low-Energy Reconfigurable Single-Chip DSP System signal processing systems. ,vol. 28, pp. 47- 61 ,(2001) , 10.1023/A:1008159121620
John L. Hennessy, David A. Patterson, Computer Organization and Design: the Hardware/Software Interface ,(1993)
K. Sarrigeorgidis, J. Rabaey, Massively parallel wireless reconfigurable processor architecture and programming international parallel and distributed processing symposium. pp. 170- ,(2003) , 10.1109/IPDPS.2003.1213313