Dependable Multicore Architectures at Nanoscale: The View From Europe
作者： Marco Ottavi , Salvatore Pontarelli , Dimitris Gizopoulos , Cristiana Bolchini , Maria K. Michael
DOI: 10.1109/MDAT.2014.2359572
关键词:
摘要: The introduction of multicore chips allowed the constant increase in delivered performance otherwise impossible to achieve. Multiple microprocessor cores from different instruction set architectures stay at epicenter such and are surrounded by memory technologies, sizes functionalities, as well peripheral controllers, special function cores, analog mixed-signal reconfigurable etc. functionality complexity is unprecedented.
archives-ouvertes.fr
sci-hub.se 参考文章(54)
Tino Heijmen, Soft Errors from Space to Ground: Historical Overview, Empirical Evidence, and Future Trends Soft Errors in Modern Electronic Systems. pp. 1- 25 ,(2011) , 10.1007/978-1-4419-6993-4_1
Heather M Quinn, Andre Dehon, Nicj Carter, Final report for CCS cross-layer reliability visioning study ,(2010) , 10.2172/1044902
A. Maheshwari, I. Koren, N. Burleson, Techniques for transient fault sensitivity analysis and reduction in VLSI circuits defect and fault tolerance in vlsi and nanotechnology systems. pp. 597- 604 ,(2003) , 10.1109/DFTVS.2003.1250160
Sam Toueg, Keith Marzullo, Navin Budhiraja, Fred B. Schneider, The primary-backup approach Distributed systems (2nd Ed.). pp. 199- 216 ,(1993)
A. Benso, S. Di Carlo, G. Di Natale, P. Prinetto, Static analysis of SEU effects on software applications international test conference. pp. 500- 508 ,(2002) , 10.1109/TEST.2002.1041800
Dhiraj K. Pradhan, Fault-tolerant computer system design Prentice-Hall, Inc.. ,(1996)
K. Mohanram, N.A. Touba, Partial error masking to reduce soft error failure rate in logic circuits defect and fault tolerance in vlsi and nanotechnology systems. pp. 433- 440 ,(2003) , 10.1109/DFTVS.2003.1250141
J.A. Clark, D.K. Pradhan, Fault injection: a method for validating computer-system dependability IEEE Computer. ,vol. 28, pp. 47- 56 ,(1995) , 10.1109/2.386985
Michail Maniatakos, Maria K. Michael, Yiorgos Makris, Vulnerability-based Interleaving for Multi-Bit Upset (MBU) protection in modern microprocessors international test conference. pp. 1- 8 ,(2012) , 10.1109/TEST.2012.6401594
Rainer Waser, Masakazu Aono, Nanoionics-based resistive switching memories Nature Materials. ,vol. 6, pp. 833- 840 ,(2007) , 10.1038/NMAT2023